80u0ud88 a9X 9P9,X9c$9hKe,9D!49<9bD9XL97T9log\9d9/l9!t9؛!|99xtk99ng99Gallv15-511/15....................................netv15-511870\g^P>U"@3Pd|(vv |Wvvvvvvċ5:5 ''45H: ԀlEASW14GSW13MSW12SSW11YSW10_SW1dPROGjCFGADDR0tDDR_WE#}DDR_RAS#DDR_ODTDDR_DQS3-RDDR_DQS3#-RDDR_DQS2-RDDR_DQS2#-RžDDR_DQS1-RΞDDR_DQS1#-R۞DDR_DQS0-RDDR_DQS0#-RDDR_DQM3-RDDR_DQM2-R DDR_DQM1-RDDR_DQM0-R$DDR_D9-R.DDR_D8-R8DDR_D7-RBDDR_D6-RLDDR_D5-RVDDR_D4-R`DDR_D31-RkDDR_D30-RvDDR_D3-RDDR_D29-RDDR_D28-RDDR_D27-RDDR_D26-RDDR_D25-RDDR_D24-RŸDDR_D23-R͟DDR_D22-R؟DDR_D21-RDDR_D20-RDDR_D2-RDDR_D19-RDDR_D18-RDDR_D17-RDDR_D16-R$DDR_D14-R/DDR_D13-R:DDR_D12-REDDR_D11-RPDDR_D10-R[DDR_D1-ReDDR_CS#nDDR_CKEwDDR_CAS#DDR_BA1DDR_BA0DDR-A9DDR-A8DDR-A7DDR-A6DDR-A5DDR-A4àDDR-A3ˠDDR-A2ӠDDR-A12ܠDDR-A11DDR-A10DDR-A1DDR-A0I2C_DUT_WP I2C_DUT_SDAI2C_DUT_SCL$RTS)CTS.$2N1376RESET#>CFCE1#FCFCE2#NDDR_D0-RXCFWE#_CFWAIT#hCFREG#pCFOE#wCFGADDR2CFGADDR1CFD10CFD09CFD08CFD07CFD06CFD05CFD04CFD03áCFCD2#ˡCFCD1#ӡCFA10ڡCFA09CFA08CFA07CFA06CFA05CFA04CFA03 CFA02CFA01CFA00 ACE_CLK)$2N4111$2N2439VTT_REFBVTTDDRJVDD_DDR2TVCC_OSC2^VCC_OSC1hVCCRXCpVCCOvVCC33_A2VCC33_A1VCC2V5_BVCC2V5VCC1VTXDTMSTDOTDITCKRXDIOWR#ȢIORD#ϢINITբDUT_PWRDN_5V0_BDUT_MBDETECT_5V0_BDONEDDR_CK0P DDR_CK0NCSEL#CLK_IN_A-R'CLK_IN_B-R3CFRESET<CFD15CAVTTTXKAVTTRXSAVCC_PLL]AVCCcACE_CLK-Rn$7N165v$7N123~$7N1105VIN$2N94$2N92$2N90$2N88$2N83$2N80$2N41$2N36ģ$2N111̣CLK_DIFF_A-NڣCLK_DIFF_A-P$15N184$15N154CLK_DIFF_B-PCLK_DIFF_B-N126_VTTTX!126_VTTRX,126_AVCC_PLL:126_AVCCD124_VTTTXO124_VTTRXZ124_AVCC_PLLh124_AVCCr122_VTTTX}122_VTTRX122_AVCC_PLL122_AVCC120_VTTTX120_VTTRX120_AVCC_PLLĤ120_AVCCΤ118_VTTTX٤118_VTTRX118_AVCC_PLL118_AVCC116_VTTTX116_VTTRX116_AVCC_PLL 116_AVCC*114_VTTTX5114_VTTRX@114_AVCC_PLLN114_AVCCX112_VTTTXc112_VTTRXn112_AVCC_PLL|112_AVCC$7N402$7N337$12N699$12N687$12N654$12N652$12N648å$15N185̥$2N38ӥ$15N155ܥVCCINTVCCAUXVCC5VGNDVCC33PAD6PAD9 PAD11PAD14PAD15 PAD16'PAD46.PAD655PAD66<VIA_BGAEFSI_150_LANDSTFSI-150]_JACK_HOLEjJACK_250_430xMH_190_250FIDCUT2600077CF_HEADER_TYPE21210TANT_BTANT-BHDR_1X2ŦHDR-1X2ΦPTH05000WADۦ0805TSSOP_24TSSOP-24TANT_ETANT-E0603_A40603-A4DPAK5PSOP_16'PSOP-1600805_A490805-A4BTQFP144KHDR_1X3THDR-1X3]HDR_2X2fHDR-2X2oHDR_1X6xHDR-1X6AMP_747250_4AMP-747250-487832_142087832-1420SK_DIP14_6PINħSK_DIP14-6PINӧPTV05010WާSW_6PIN_SMTSW-6PIN_SMTEVQ_11L07KEVQ-11L07K1101M2S3AQE2COIL_D03316+RAPC7224SW_16PIN_SMTBSW-16PIN_SMTPSK_SMT_BGA_1156aSK-SMT_BGA-1156r0603x0402~TANT_CTANT-CTANT_DTANT-DSOIC127P787_8NSOIC127P787-8NLED_0603ȨLED-0603ҨHDR_2X5ۨHDR-2X5HDR_2X10HDR-2X10CAPC3216N1206 TANT_ATANT-A32K10K_400%32K10K-400110_109_3_01>10-109-3-01KMH_125_250WBGA80P9X15_90fBGA80P9X15-90uSOT_23}SOT-23LED9LED8LED7LED6LED5LED4LED3LED2LED16LED15éLED14ʩLED13ѩLED12ةLED11ߩLED10LED1IO_L8N_CC_12IO_L7P_12IO_L7N_12IO_L6P_12IO_L6N_12&IO_L5P_121IO_L5N_12<IO_L4P_12GIO_L4N_VREF_12WIO_L3P_12bIO_L3N_12mIO_L2P_12xIO_L2N_12IO_L1P_12IO_L1N_12IO_L19P_12IO_L19N_12IO_L18P_12IO_L18N_12ɪIO_L17P_12ժIO_L17N_12IO_L16P_12IO_L16N_12IO_L15P_12IO_L15N_12IO_L14P_12IO_L14N_VREF_12.IO_L13P_12:IO_L13N_12FIO_L11P_CC_12UIO_L11N_CC_12dIO_L10P_CC_12sDDR_DQS2#~DDR_DQS2$16N487STATLED#ERRLED#DDR_DQS4#DDR_DQS4DDR_DQM4ëDDR_DQM2ͫDDR_D38֫DDR_D37߫DDR_D36DDR_D35DDR_D34DDR_D33DDR_D32 $2N8$2N11$16N451"$16N445+$16N4364$16N433=$16N418F$16N415O$16N412X$16N409a$16N382j$16N379s$16N376|$16N373$16N370$16N367$16N364$16N361$16N309$16N308$16N296Ĭ$16N295ͬ$16N283֬$16N282߬$16N269$16N268$16N242$16N241$16N225 $16N224$16N220$16N219'$11N96/$11N957$11N83?$11N82G$11N63O$11N62W$11N5^$11N4e$11N11m$11N10uIO_L9P_CC_6IO_L9P_CC_5IO_L9P_CC_25IO_L9P_CC_23IO_L9P_CC_22IO_L9P_CC_21ǭIO_L9P_CC_18խIO_L9N_CC_6IO_L9N_CC_5IO_L9N_CC_25IO_L9N_CC_23 IO_L9N_CC_22IO_L9N_CC_21'IO_L9N_CC_185IO_L8P_CC_6BIO_L8P_CC_5OIO_L8P_CC_25]IO_L8P_CC_23kIO_L8P_CC_22yIO_L8P_CC_21IO_L8P_CC_18IO_L8N_CC_A2_D18_1IO_L8N_CC_6IO_L8N_CC_5îIO_L8N_CC_25ѮIO_L8N_CC_23߮IO_L8N_CC_22IO_L8N_CC_21IO_L8N_CC_18 IO_L7P_GC_3IO_L7P_A5_D21_1'IO_L7P_61IO_L7P_5;IO_L7P_25FIO_L7P_23QIO_L7P_22\IO_L7P_21gIO_L7P_18rIO_L7N_GC_3IO_L7N_A4_D20_1IO_L7N_6IO_L7N_5IO_L7N_25IO_L7N_23IO_L7N_22ůIO_L7N_21ЯIO_L7N_18ۯIO_L6P_GC_4IO_L6P_A7_D23_1IO_L6P_6IO_L6P_5 IO_L6P_25IO_L6P_23#IO_L6P_22.IO_L6P_219IO_L6P_18DIO_L6N_A6_D22_1UIO_L6N_6_IO_L6N_5iIO_L6N_25tIO_L6N_23IO_L6N_22IO_L6N_21IO_L6N_18IO_L5P_FWE_B_2IO_L5P_A9_D25_1IO_L5P_6˰IO_L5P_5հIO_L5P_25IO_L5P_23IO_L5P_22IO_L5P_18IO_L5N_CSO_B_2IO_L5N_A8_D24_1"IO_L5N_6,IO_L5N_56IO_L5N_25AIO_L5N_23LIO_L5N_22WIO_L5N_18bIO_L4P_FCS_B_2rIO_L4P_A11_D27_1IO_L4P_6IO_L4P_5IO_L4P_25IO_L4P_23IO_L4P_22IO_L4P_18ıIO_L4N_VREF_A10_D26_1۱IO_L4N_VREF_6IO_L4N_VREF_5IO_L4N_VREF_25 IO_L4N_VREF_23IO_L4N_VREF_22)IO_L4N_VREF_189IO_L4N_GC_VREF_4KIO_L3P_A13_D29_1]IO_L3P_6gIO_L3P_5qIO_L3P_25|IO_L3P_23IO_L3P_22IO_L3P_20IO_L3P_18IO_L3N_A12_D28_1IO_L3N_6IJIO_L3N_5βIO_L3N_25ٲIO_L3N_23IO_L3N_22IO_L3N_20IO_L3N_18IO_L2P_A15_D31_1IO_L2P_6!IO_L2P_5+IO_L2P_256IO_L2P_23AIO_L2P_22LIO_L2P_20WIO_L2P_18bIO_L2N_A22_2pIO_L2N_A14_D30_1IO_L2N_6IO_L2N_5IO_L2N_25IO_L2N_23IO_L2N_22IO_L2N_20³IO_L2N_18ͳIO_L1P_6׳IO_L1P_5IO_L1P_25IO_L1P_23IO_L1P_22IO_L1P_18 IO_L1N_6IO_L1N_5!IO_L1N_25,IO_L1N_237IO_L1N_22BIO_L1N_18MIO_L19P_6XIO_L19P_5cIO_L19P_25oIO_L19P_23{IO_L19P_22IO_L19N_6IO_L19N_5IO_L19N_25IO_L19N_23IO_L19N_22IO_L18P_6̴IO_L18P_5״IO_L18P_25IO_L18P_23IO_L18P_22IO_L18P_18IO_L18N_6IO_L18N_5IO_L18N_25)IO_L18N_235IO_L18N_22AIO_L18N_18MIO_L17P_6XIO_L17P_5cIO_L17P_25oIO_L17P_23{IO_L17P_22IO_L17P_18IO_L17N_6IO_L17N_5IO_L17N_25IO_L17N_23IO_L17N_22͵IO_L17N_18ٵIO_L16P_6IO_L16P_5IO_L16P_25IO_L16P_23IO_L16P_22IO_L16P_18IO_L16N_6*IO_L16N_55IO_L16N_25AIO_L16N_23MIO_L16N_22YIO_L16N_18eIO_L15P_6pIO_L15P_5{IO_L15P_25IO_L15P_23IO_L15P_22IO_L15P_18IO_L15N_6IO_L15N_5IO_L15N_25ͶIO_L15N_23ٶIO_L15N_22IO_L15N_18IO_L14P_6IO_L14P_5IO_L14P_25IO_L14P_23IO_L14P_22+IO_L14P_187IO_L14N_VREF_6GIO_L14N_VREF_5WIO_L14N_VREF_25hIO_L14N_VREF_23yIO_L14N_VREF_22IO_L14N_VREF_18IO_L13P_6IO_L13P_5IO_L13P_25IO_L13P_23ɷIO_L13P_22շIO_L13P_18IO_L13N_6IO_L13N_5IO_L13N_25IO_L13N_23IO_L13N_22IO_L13N_18'IO_L12P_VRN_66IO_L12P_VRN_5EIO_L12P_VRN_25UIO_L12P_VRN_23eIO_L12P_VRN_22uIO_L12N_VRP_6IO_L12N_VRP_5IO_L12N_VRP_25IO_L12N_VRP_23IO_L12N_VRP_22øIO_L11P_CC_6ѸIO_L11P_CC_5߸IO_L11P_CC_25IO_L11P_CC_23IO_L11P_CC_22 IO_L11P_CC_18IO_L11N_CC_6)IO_L11N_CC_57IO_L11N_CC_25FIO_L11N_CC_23UIO_L11N_CC_22dIO_L11N_CC_18sIO_L10P_CC_6IO_L10P_CC_5IO_L10P_CC_25IO_L10P_CC_23IO_L10P_CC_22IO_L10P_CC_18˹IO_L10N_CC_6ٹIO_L10N_CC_5IO_L10N_CC_25IO_L10N_CC_23IO_L10N_CC_22IO_L10N_CC_18#IO_L10N_CC_122IO_L0P_6<IO_L0P_5FIO_L0P_25QIO_L0P_23\IO_L0P_22gIO_L0P_18rIO_L0N_6|IO_L0N_5IO_L0N_25IO_L0N_23IO_L0N_22IO_L0N_18HSCLK_Q2_NHSCLK_Q2ȺPB_SW4кPB_SW3غPB_SW2PB_SW1MPD03MPD02IO_L12P_VRN_13IO_L12P_VRN_11IO_L12N_VRP_13&IO_L12N_VRP_116I2C_SDA?I2C_SCLH$19N425Q$19N423Z$19N413c$19N411l$18N503u$18N501~$17N639$17N637RTERM112HSCLK_Q3_NHSCLK_Q3$4N338FL_TMSFL_TCKȻDDR_D31ѻDDR_D30ڻT2INT1INR2OUTR1OUTIO_L9P_CC_20IO_L9P_CC_11IO_L9N_CC_20IO_L9N_CC_11,IO_L8P_CC_20:IO_L8P_CC_11HIO_L8N_CC_20VIO_L8N_CC_11dIO_L7P_SM10_13tIO_L7P_20IO_L7P_11IO_L7N_SM10_13IO_L7N_20IO_L7N_11IO_L6P_SM11_13IO_L6P_20˼IO_L6P_11ּIO_L6N_SM11_13IO_L6N_20IO_L6N_11IO_L5P_SM12_13 IO_L5P_20IO_L5P_11"IO_L5N_SM12_132IO_L5N_20=IO_L5N_11HIO_L4P_20SIO_L4P_13^IO_L4P_11iIO_L4N_VREF_20yIO_L4N_VREF_13IO_L4N_VREF_11IO_L3P_SM13_13IO_L3P_11IO_L3N_SM13_13ĽIO_L3N_11ϽIO_L2P_SM14_13߽IO_L2P_11IO_L2N_SM14_13IO_L2N_11IO_L1P_SM15_13IO_L1P_11 IO_L1N_SM15_130IO_L1N_11;IO_L19P_SM1_11KIO_L19P_13WIO_L19N_SM1_11gIO_L19N_13sIO_L18P_SM2_11IO_L18P_13IO_L18N_SM2_11IO_L18N_13IO_L17P_SM3_11IO_L17P_13ǾIO_L17N_SM3_11׾IO_L17N_13IO_L16P_SM4_11IO_L16P_13IO_L16N_SM4_11IO_L16N_13IO_L15P_SM5_11+IO_L15P_137IO_L15N_SM5_11GIO_L15N_13SIO_L14P_13_IO_L14P_11kIO_L14N_VREF_13|IO_L14N_VREF_11IO_L13P_13IO_L13P_11IO_L13N_13IO_L13N_11IO_L11P_CC_SM6_11пIO_L11P_CC_13߿IO_L11N_CC_SM6_11IO_L11N_CC_13IO_L10P_CC_SM7_11IO_L10P_CC_13#IO_L10N_CC_SM7_116IO_L10N_CC_13EI2C_SDA-RPI2C_SCL-R[FPGA_TDOeEXPANSION_TDOtCLK_IN_B~CLK_IN_ACLK_BCLK_ACFG_TDOCFG_TDIVREFP_0VREFN_0RFUSEMPWE#MPOE#MPIRQMPD07MPD06MPD05MPD04MPD01MPD00MPCE#MPBRDYMPA06MPA05MPA04$MPA03+MPA022MPA019MPA00@IO_L9P_D1_FS1_2QIO_L9P_CC_A1_D17_1eIO_L9N_D0_FS0_2vIO_L9N_CC_A0_D16_1IO_L8P_D3_2IO_L8N_D2_FS2_2IO_L7P_D5_2IO_L7N_D4_2IO_L6P_D7_2IO_L6N_D6_2IO_L1P_CC_A25_2IO_L1N_CC_A24_2IO_L0P_CC_RS1_2IO_L0N_CC_RS0_2 FL-TDO(FL-TDI0DXP_07DXN_0>CFG_TMSGCFG_TCKP$17N451YDDR_DQS6#dDDR_DQS6nDDR_DQS5#yDDR_DQS5DDR_DQS1#DDR_DQS1DDR_DQS0#DDR_DQS0DDR_DQM7DDR_D9DDR_D8DDR_D7DDR_D63DDR_D62DDR_D61DDR_D60DDR_D6DDR_D59DDR_D58 DDR_D57DDR_D56DDR_D55(DDR_D541DDR_D53:DDR_D52CDDR_D5KDDR_D42TDDR_D41]DDR_D40fDDR_D4nDDR_D39wDDR_D3DDR_D25DDR_D24DDR_D2DDR_D15DDR_D14DDR_D13DDR_D12DDR_D11DDR_D10DDR_D1DDR_D0VCC1V8DDR_DQS7#DDR_DQS7DDR_DQS3#DDR_DQS3DDR_DQM6DDR_DQM5%DDR_DQM3/DDR_DQM19DDR_DQM0CDDR_D51LDDR_D50UDDR_D49^DDR_D48gDDR_D47pDDR_D46yDDR_D45DDR_D44DDR_D43DDR_D29DDR_D28DDR_D27DDR_D26DDR_D23DDR_D22DDR_D21DDR_D20DDR_D19DDR_D18DDR_D17DDR_D16VP_0VN_0 VBATT_0RDWR_B_0M2_0%M1_0+M0_01IO_L9P_GC_3>IO_L9P_CC_SM8_13PIO_L9P_CC_GC_4`IO_L9P_CC_12nIO_L9N_GC_3{IO_L9N_CC_SM8_13IO_L9N_CC_GC_4IO_L9N_CC_12IO_L8P_GC_3IO_L8P_CC_SM9_13IO_L8P_CC_GC_4IO_L8N_GC_3IO_L8N_CC_SM9_13IO_L8N_CC_GC_4 IO_L7P_GC_VRN_4IO_L7N_GC_VRP_4+IO_L3P_GC_D9_4;IO_L3N_GC_D8_4KIO_L2P_GC_D11_4\IO_L2N_GC_D10_4mIO_L1P_GC_D13_4~IO_L1P_CC_GC_3IO_L1N_GC_D12_4IO_L1N_CC_GC_3IO_L19P_18IO_L19N_18IO_L0P_SM16_13IO_L0P_GC_D15_4IO_L0P_CC_GC_3IO_L0P_12IO_L0P_11IO_L0N_SM16_13IO_L0N_GC_D14_4/IO_L0N_CC_GC_3?IO_L0N_12JIO_L0N_11UHSWAPEN_0`D_OUT_BUSY_0nD_IN_0vCS_B_0~CCLK_0126_TX1_P126_TX1_N126_TX0_P126_TX0_N126_RX1_P126_RX1_N126_RX0_P126_RX0_N126_REFCLK_N126_REFCLK_P124_TX1_P124_TX1_N124_TX0_P124_TX0_N&124_RX1_P1124_RX1_N<124_RX0_PG124_RX0_NR124_REFCLK_N`124_REFCLK_Pn122_TX1_Py122_TX1_N122_TX0_P122_TX0_N122_RX1_P122_RX1_N122_RX0_P122_RX0_N122_REFCLK_N122_REFCLK_P120_TX1_P120_TX1_N120_TX0_P120_TX0_N120_RX1_P120_RX1_N$120_RX0_P/120_RX0_N:120_REFCLK_NH120_REFCLK_PV114_TX1_Pa114_TX1_Nl114_TX0_Pw114_TX0_N114_RX1_P114_RX1_N114_RX0_P114_RX0_N114_REFCLK_N114_REFCLK_P112_TX1_P112_TX0_P112_TX1_N112_TX0_N112_RX1_P112_RX1_N 112_RX0_P112_RX0_N"112_REFCLK_N0112_REFCLK_P>118_TX1_PI118_TX1_NT118_TX0_P_118_TX0_Nj118_RX1_Pu118_RX1_N118_RX0_P118_RX0_N118_REFCLK_N118_REFCLK_P116_TX1_P116_TX1_N116_TX0_P116_TX0_N116_RX1_P116_RX1_N116_RX0_P116_RX0_N 116_REFCLK_N116_REFCLK_P&DDR_DQS7-R2DDR_DQS7#-R?DDR_DQS6-RKDDR_DQS6#-RXDDR_DQS5-RdDDR_DQS5#-RqDDR_DQS4-R}DDR_DQS4#-RDDR_DQM7-RDDR_DQM6-RDDR_DQM5-RDDR_DQM4-RDDR_D63-RDDR_D62-RDDR_D61-RDDR_D60-RDDR_D59-RDDR_D58-RDDR_D57-RDDR_D56-RDDR_D55-RDDR_D54-R(DDR_D53-R3DDR_D52-R>DDR_D51-RIDDR_D50-RTDDR_D49-R_DDR_D48-RjDDR_D47-RuDDR_D46-RDDR_D45-RDDR_D44-RDDR_D43-RDDR_D42-RDDR_D41-RDDR_D40-RDDR_D39-RDDR_D38-RDDR_D37-RDDR_D36-RDDR_D35-RDDR_D34-RDDR_D33-RDDR_D32-RDDR_CK1P$DDR_CK1N.SW93SW88SW7=SW6BSW5GSW4LSW3QSW2VSW16\SW15bPAD24_15_75oP100R62_TH{PAD_94_5_H63SM_55_12DDR_D15-RCFD14CFD13CFD12CFD11CFD02CFD01CFD00SM1230X102SM102X86SM338X417SM110X43MGT114_REFCLK_ MGT114_RX0_MGT114_RX1_$MGT114_TX0_1MGT114_TX1_>MGT116_REFCLK_NMGT116_RX0_[MGT116_RX1_hMGT116_TX0_uMGT116_TX1_MGT118_REFCLK_MGT118_RX0_MGT118_RX1_MGT118_TX0_MGT118_TX1_MGT120_REFCLK_MGT120_RX0_MGT120_RX1_MGT120_TX0_MGT120_TX1_ MGT122_REFCLK_MGT122_RX0_'MGT122_RX1_4MGT122_TX0_AMGT122_TX1_NMGT124_REFCLK_^MGT124_RX0_kMGT124_RX1_xMGT124_TX0_MGT124_TX1_MGT126_REFCLK_MGT126_RX0_MGT126_RX1_MGT126_TX0_MGT126_TX1_MGT112_REFCLK_MGT112_RX0_MGT112_RX1_MGT112_TX0_ MGT112_TX1_BLIND-T-VIA'BLIND_VIA_TOP6194R94_THAPAD200R94LNP-HOLE_100_4[SM20aDDR_STROBESnDDR_ADRESSzDDR_CTRLDDR_CK1P-RDDR_CK1N-RDDR_CK0P-RDDR_CK0N-RCK0P_NCK0P_LCK0N_NCK0N_LCK1N_NCK1N_LCK1P_NCK1P_LCK0_LONGCK1_LONGSTROBE_0STROBE_1STROBE_2&STROBE_30STROBE_4:STROBE_5DSTROBE_6NSTROBE_7XSM47X21aFIDUCIALkCIR15rVIA_BGA_08~P95X13058S39_THPAD60R40PAD60SQR40SM_08X025P67X75P60SQ40_THSM82X51SM-24X140NP-HOLE47SM110X94SM36X50XGI_DIFFDP1DP2 DP3DP4DP5DP6 DP7%DP8*DP9/DP105DP11;DP12ADP13GDP14MDP15SDP16YHDR_2X32cHDR-2X32mHDR_1X32wHDR-1X32LINEAR_DIMENSIONMGT_120-126_GRPMGT112-118_GRPSYSMON_DP1SYSMON_DP2SYSMON_DP3CLK_DIFF_B-CLK_DIFF_A-FX2_DIFF_CLKFX2_DIFF_CLK3CAPC1632X76N0612#AVTTTX_A-AVTTRX_A7AVCC_PLL_ACAVCC_AKSM3_45X095WLOADS^SM75X43gSM98X300qSM63X23zHOLE250_430225R125_THHOLE125_250VIABGABYTE1BYTE2BYTE3BYTE4BYTE5BYTE6BYTE7BYTE8PAD8P60SQ40P12X63FID40SM61X18HOLE_1MMSM40X108SM19X25$PAD85X65R501PADR85X65R50?156-R94THJPAD157R90U82R62_TH_PAD98R60iPAD98SQR60uSM06X1_7HOLE_R120_165HOLE_R140_175PAD100C73PAD250R120PAD65CIR41DPAD65SQ41SM1X1PAD158R9516LAYER_CHARTDRILL_LEGEND_1_16DRILL_LEGEND_1_4DSIZE1XGI_SINGLE&$7N481.P140R94_TH:FIDUCIAL_FFP95R55_THQPAD430_R250_THa58R39_THkPAD60R37uPAD90SQR55PAD90R55PAD165R120_THPAD100R73_THLEADERHOLE_67HOLE_87PAD225R190HOLE_52P60R40_THPAD60SQ37+12V$7N501SHUT-DOWN-MGTPWR SM20_BLANK$6N512!$6N509)$6N5041$6N5019$5N457A$5N454I$5N449Q$5N446Y$4N355a$4N352i$4N347q$4N343y$3N401$3N397$3N393$3N389RSVDIO_L8P_CC_12VCC_MGTSD_53109_0410SD-53109-0410 aDaaLaHDahaHaalPhaawmHaaHmaacYaHa0&aa Haataaaa\Msaa"aD a+ta@a~H+a aęz@adaxx-a azdaarrHia@ aDdmaaa a maa90Ha azaaȥa< azaaHa aza<aۦۦa al<a`aHa8 a,z`aaa a,zaa}uȰa arvaafWHa4 auaaKKHa auaa>1ȹa aua8a%Ha0at8a\aaat\aaۨҨaaȊtaaȨa,a mtaaHaatWtaaaPaa|qaaB4a(apoa4a++Ha|a$io4aXaaa`oXa|aa$a]o|aaާHaxaZoaaӧӧaaUoaaħa a?oa aatat3o a0aaa o0aTaxoaaxoTaxaf]Hapa oxaaTKaa oaaBBHaaxnaa'alamaaaa@wma,aaaTm,aPaΦΦahaAmPatajjHaa>m>mtaaŦaad=maaadaXlaaaa@llaaxxHa ala(aj_a`all(a8TEHaaHk<LaTS-1SD-53109-0410 a|<aTS-10612DaP<aTS-1HDR-1X32ha|m<HaTS-1HDR-2X32ad&<aTS-1TANT-Aat<aTS-11206aMs<D aTS-1TANT-Da+t< aTS-1TANT-Caz< aTS-10402@a(z<@ aTS-10603daxdm< aTS-1COIL_D03316aTm< aTS-10805-A4aВz<< aTS-10603-A4aȊz< aTS-1TANT-Ea(z< aTS-10805a4l<8 aTS-1TANT-B<a`z< aTS-11210`a`z< aTS-1SOT-23arv<4 aF1BGA80P9X15-90au< aTS-1MH_125_250au< aTS-110-109-3-01aĻu<0aTS-132K10K-400aиt<aTS-1HDR-2X108aܖt<aTS-1HDR-2X5\at<,aTS-1LED-0603aTmt<aTS-1SOIC127P787-8NaWt<aF1SK-SMT_BGA-1156a|q<(aTS-1SW-16PIN_SMTa qo<|aTS-1RAPC722aXio<aTS-11101M2S3AQE24a`o<$aTS-1EVQ-11L07KXa^o<xaTS-1SW-6PIN_SMT|aZo<aTS-1PTV05010Wa8Uo< aTS-1SK_DIP14-6PINa?o<taTS-187832-1420a3o<aTS-1AMP-747250-4 a o<aTS-1HDR-1X60ao<paTS-1HDR-2X2Ta o<aTS-1HDR-1X3xa4 o<aTS-1TQFP144an<laTS-1PSOP-16aĀm<aTS-1DPAK5atwm<aTS-1TSSOP-24am<aTS-1HDR-1X2ta=m<daTS-1CF_HEADER_TYPE2al<aTS-1FIDCUTatl< aTS-1MH_190_250al<`aTS-1JACK_250_430al<aTS-1FSI-150(a|kaJ27 abHahHaC281a43ca,VaC280ap3calUaC279a3caTaC278Ha3c(aSHaC277a$4c`a,SaC276a`4calRaC275a4caQaC274Da4caQHaJ136aIc@apaJ135ha,JcxaaJ118ahJcaOaJ113aJca9HaC282aYc aaC63a[cXa x8taC1a[caxtaC30Ha[cȁxԳtHaC27aH[cax,taC73a [c8axtaC72aZcpalxܱtaC28HaZcaLxtHaC12aXZca,xHtaC11aZca xtaC29aYcPaxtaF3Hat\caHaF2a\caaR154a_ca̎xxtaF1a_c0axtaR56Ha_chaxtHaR55aD_calxtaR54a_caLxPtaR51 a^ca,x|t aR34H a^cHa xtH aR33 aT^caxt aR32 a^ca̍x(t aR31!a]caxXt!aR30H!a]c(axtH!aR11!ad]c`alx̤t!aR10!a(]caLx$t!aR52a\ca,xht"aC284H"a4Qca8H"aC283"aPc@aX"aC269"ahYcxa xLt"aC268#a,YcaxKt#aC267H#aXcǎxJtH#aC199#aXc axJt#aC198#axXcXaxPIt#aC197$atH'aC86'aTcax=t'aC85'aTcax=t'aC84(a|TcalxTabPbxv>aC117H>a8bblxTvH>aC113>atbbLxv>aC105>abb,xv>aC104?ab0b x4v?aC100H?a(bhbxvH?aR53?adbbz`t?aR134?abbпzH`t?aR129@abbzt_t@aR62H@abHbz^tH@aR128@aTbbpzNt@aR127@abbPzlNt@aR126Aabb0zMtAaR125HAab(bzLMtHAaR124AaDb`biz*tAaR123Aabb[z)tAaR105Babb]z)tBaR104HBabbqzD(tHBaR88Ba4b@bzp'tBaR87Bapbxbоz&tBaR86Cabbz%tCaR85HCabbz0%tHCaR84Ca$b bpzp$tCaR83Ca`bXbPz#tCaR82Dabb0z"tDaR81HDabbz0"tHDaR80Dabbzp!tDaR79DaPb8bнz tDaR78EabpbztEaR77HEabbz0tHEaR76EabbpzptEaR75Ea@bbPztEaR74Fa|bPb0ztFaR73HFabbz0tHFaR48Fabbz\tFaR47Fa0bbмztFaR42Galb0bztGaR41HGabhbztHGaR3GabbpztGaR2Ga bbPztGaC250Ha\bbx<tHaC249HHabHbdx|tHHaC248HabbDxtHaC247Habb$xtHaC246IaLbbx<tIaC245HIab(bx|tHIaC244Iab`bxtIaC243IabbxtIaC242JabzPssaR113sa%cX>bиzssaR112ta%c>bzstaR111Hta`%c>bzԧsHtaR110ta$%c?bpzstaR109ta$c8?bPzstaR108ua$cp?b0zDsuaR107Huap$c?bzpsHuaR106ua4$c?bzsuaR102ua#c@bзzsuaR101va#cP@bsvaR100Hva#c@b4sHvaR96vaD#c@bztsvaR95va#c@bzsvaR94wa"c0AbpzswaR93Hwa"chAbPz4sHwaR92waT"cAb0ztswaR91wa"cAbzswaR90xa!cBbzsxaR89Hxa!cHBbжz4sHxaR72xad!cBbztsxaR71xa(!cBbzsxaR70ya cBbpzsyaR69Hya c(CbPz4sHyaR68yat c`Cb0ztsyaR67ya8 cCbzsyaR66zacCbzszaR65HzacDbеz4sHzaR64zac@DbztszaR63zaHcxDbzszaR61{a cDbpzs{aR60H{acDbPz4sH{aR59{ac Eb0zts{aR58{aXcXEbzs{aR57|acEbzs|aR50H|acEbдz4sH|aR49|acFbzts|aR40|ahc8Fbzs|aR39}a,cpFbpzs}aR38H}acFbPz4sH}aR37}acFb0zts}aR36}axcGbzs}aR35~a<cPGbzs~aR28H~acGbгz4sH~aR27~acGbzts~aR26~acGbzs~aR25aLc0Hbpz̆saR24HachHbPzsHaR23acHb0z8saR22acHbzdsaR21a\cIbzsaR20Ha cHIbвzsHaR19acIbzsaR18ȀacIbz(sȀaR15alcIbpzTsaR14Ha0c(JbPzsHaR13ac`Jb0z~saR12ȁacJbz}sȁaR9a|cJbz}saR8Ha@cKbбzD|sHaR7ac@Kbz{saR6ȂacxKbqzzsȂaR5acKb`zysaR4HaPcKbTzysHaR1ac Lb$oxHxsaL33ȃacXLbox`wsȃaL32acLbnxvsaL31Ha`cLbnxusHaL30a$cMbnx usaL29Ȅac8Mbnx`tsȄaL28acpMbdnxssaL27HapcMbDnxrsHaL26a4cMb$nx rsaL25ȅacNbnx`qsȅaL24acPNbmxpsaL23HacNbmxosHaL22aDcNbmx osaL21ȆacNbmx`nsȆaL20ac0ObdmxmsaL19HachObDmxlsHaL18aTcOb$mx lsaL17ȇacObmx`ksȇaL16acPblxjsaL15HacHPblxisHaL14adcPblx isaL13Ȉa(cPblxLhsȈaL12acPbdlxgsaL11Hac(QbDlxfsHaL10atc`Qb$lxesaL9ȉa8cQblx8esȉaL8acQbkxxdsaL7HacRbkxcsHaL6ac@RbkxbsaL5ȊaHcxRbkx8bsȊaL4a cRbdkxxasaL3HacRbDkx`sHaL2ac Sb$kx_saL1ȋaXcXSbkx8_sȋaC187acSbjxx^saC186HacSbjx]sHaC185acTbjx\saC184Ȍahc8Tbjx8\sȌaC183a,cpTbdjxx[saC128Ha cTbDjxZsHaC127a cTb$jxYsaC112ȍax cUbjxYsȍaC111a< cPUbix(XsaC110Ha cUbixWsHaC106a cUbixWsaC90Ȏa cUbixdVsȎaC74aL c0VbdixUsaC26Ha chVbDix0UsHaC25a cVb$ixTsaC24ȏa cVbixSsȏaC23a\ cWbhxXSsaC22Ha cHWbhxRsHaC21a cWbhxRsaC20Ȑa cWbhxQsȐaC19al cWbdhxPsaC18Ha0 c(XbDhx`PsHaC17a c`Xb$hxOsaC16ȑa cXbhx@OsȑaC15da| cXbgxNsaL34axbYb$doHaCP91a4`c@Ybdgx4naCP90Ȓap`cxYbDgxnȒaCP88a`cYb$gxnaCP87Ha`cYbgxnHaCP86a$ac ZbfxnaCP85ȓa`acXZbfx~nȓaCP84aacZbfxD{naCP83HaacZbfx0xnHaCP82abc[bdfx0unaCP71ȔaPbc8[bDfxqnȔaCP58abcp[b$fxnnaCP57Habc[bfxknHaCP55acc[bexhnaCP53ȕa@cc\bexhenȕaCP52a|ccP\bexhbnaCP51Hacc\bexh_nHaCP50acc\bdexh\naCP49Ȗa0dc\bDexhYnȖaCP48aldc0]b$exhVnaCP47Hadch]bexhSnHaCP46adc]bdxTPnaCP45ȗa ec]bdxTMnȗaCP43a\ec^bdxTJnaCP42HaecH^bdx@GnHaCP37aec^bddxDnaCP34Șafc^bDdxAnȘaCP25aLfc^b$dx=naCP24Hafc(_bdx:nHaCP23afc`_bcxd7naCP22șagc_bcx(4nșaCP21acb9uHaJ63a>cb6uaJ62at>cb3uaJ61a8>c0b0uaJ60Ha=chb-uHaJ59a=cb*uaJ49a=c؇b'uaJ54aH=cb$uaJ43Ha =cHb!uHaJ42amaU2a}cbxlaM6a}cblaM5Ha4~c(blHaM4ap~c`blaM3a~cblaM2a~cХb0laM1a$cblHaMH2ac@blaMH1a cxb\laMH3a\cblaJ101a2cb4lHaP18a Lc b$aP15aKcXbgaP14aKcb:aP13HaXKcȧb8 HaP16aKcbaP17aJc8baP12aHLcpbԸlaP11HaLcbЊlHaP8aLcb_laP7aLcb2laP10a8McPb(laP9(atMcb k@HaTF-17629a(La@aTF-17630HaVa@aTF-17631aUa@aTF-17632a Ua@(aTF-17633aLTa@`aTF-17634HaSa@aTF-17635aRa@aTF-17636a Ra@aTF-17637a4a@@aTF-17638Hatza@xaTF-17639ahma@aTF-17640aHa@aTF-17641aH?Ha@ aTF-17642Haa@XaTF-17643aYya@aTF-17644a(Yya@aTF-17645aXya@aTF-17646HaXya@8aTF-17647aXya@paTF-17648ahXya@aTF-17649a|ta@aTF-17650Hata@aTF-17651ata@PaTF-17652aحta@aTF-17653ala@aTF-17654Hasa@aTF-17655ata@0aTF-17656ata@haTF-17657a,ta@aTF-17658HaXta@aTF-17659ata@aTF-17660aĩta@HaTF-17661 ata@aTF-17662H a0ta@aTF-17663 apta@aTF-17664 aja@(aTF-17665!aja@`aTF-17666H!ala@aTF-17667!ala@aTF-17668!a`la@aTF-17669"aD a@@aTF-17670H"aD a@xaTF-17671"aLtD a@aTF-17672"aLtD a@aTF-17673#aDKtD a@ aTF-17674H#apJtD a@XaTF-17675#aItD a@aTF-17676#aHtD a@aTF-17677$a0HtD a@aTF-17678H$apGtD a@8aTF-17679$aFtD a@paTF-17680$aEtD a@aTF-17681%aEtD a@aTF-17682H%aHDtD a@aTF-17683%aCtD a@PaTF-17684%aBtD a@aTF-17685&aBtD a@aTF-17686H&aHAtD a@aTF-17687&a@tD a@0aTF-17688&a?tD a@haTF-17689'a>tD a@aTF-17690H'a4>tD a@aTF-17691'at=tD a@aTF-17692'aaht a@bTF-17782H>aYy a@bTF-17783>a8t a@0bTF-17784>at a@hbTF-17785?aw a@bTF-17786H?a8Xy a@bTF-17787?aXy a@bTF-17788?a_t a@HbTF-17789@a_t a@bTF-17790H@a1t a@bTF-17791@a1t a@bTF-17792@a`1t a@(bTF-17793Aaw a@`bTF-17794HAa*t a@bTF-17795Aa4*t a@bTF-17796Aa`)t a@bTF-17797Ba(t a@@bTF-17798HBa't a@xbTF-17799Ba&t a@bTF-17800Ba8&t a@bTF-17801Cax%t a@ bTF-17802HCa$t a@XbTF-17803Ca#t a@bTF-17804Ca8#t a@bTF-17805Dax"t a@bTF-17806HDa!t a@8bTF-17807Da t a@pbTF-17808Da8 t a@bTF-17809Eaxt a@bTF-17810HEat a@bTF-17811Eat a@PbTF-17812Ea8t a@bTF-17813Faxt a@bTF-17814HFat a@bTF-17815Fat a@0bTF-17816Fat a@hbTF-17817Gat a@bTF-17818HGat a@bTF-17819GaXt a@bTF-17820Gat a@HbTF-17821Hat a@bTF-17822HHat a@bTF-17823HaDt a@bTF-17824Hat a@(bTF-17825Iat a@`bTF-17826HIat a@bTF-17827IaDt a@bTF-17828Iat a@bTF-17829Jat a@@bTF-17830HJat a@xbTF-17831JaDt a@bTF-17832Ja t a@bTF-17833Ka t a@ bTF-17834HKa t a@XbTF-17835Ka t a@bTF-17836Ka\ t a@bTF-17837La t a@bTF-17838HLat a@8bTF-17839Lat a@pbTF-17840La4t a@bTF-17841Matt a@bTF-17842HMat a@bTF-17843Mat a@PbTF-17844Ma t a@bTF-17845Na`t a@bTF-17846HNat a@bTF-17847Nat a@0bTF-17848Na t a@hbTF-17849OaLt a@bTF-17850HOas a@bTF-17851OaWy a@bTF-17852Oa`Wy a@HbTF-17853PaWy a@bTF-17854HPa0Wy a@bTF-17855Pas a@bTF-17856PaVy a@( bTF-17857QaVy a@` bTF-17858HQas a@ bTF-17859Qas a@ bTF-17860Qas a@!bTF-17861Ra\s a@@!bTF-17862HRas a@x!bTF-17863Ras a@!bTF-17864Ras a@!bTF-17865Sa\s a@ "bTF-17866HSas a@X"bTF-17867Sas a@"bTF-17868Sas a@"bTF-17869TaHs a@#bTF-17870HTas a@8#bTF-17871Tas a@p#bTF-17872Tas a@#bTF-17873UaHs a@#bTF-17874HUas a@$bTF-17875Uas a@P$bTF-17876Uas a@$bTF-17877VaHs a@$bTF-17878HVas a@$bTF-17879Vas a@0%bTF-17880Vas a@h%bTF-17881WaHs a@%bTF-17882HWas a@%bTF-17883Was a@&bTF-17884Was a@H&bTF-17885XaHs a@&bTF-17886HXas a@&bTF-17887Xas a@&bTF-17888Xas a@('bTF-17889YaHs a@`'bTF-17890HYas a@'bTF-17891Yas a@'bTF-17892Yas a@(bTF-17893ZaHs a@@(bTF-17894HZas a@x(bTF-17895Zas a@(bTF-17896Zas a@(bTF-17897[a4s a@ )bTF-17898H[ats a@X)bTF-17899[as a@)bTF-17900[as a@)bTF-17901\a4s a@*bTF-17902H\ats a@8*bTF-17903\as a@p*bTF-17904\as a@*bTF-17905]a s a@*bTF-17906H]aLs a@+bTF-17907]axs a@P+bTF-17908]as a@+bTF-17909^as a@+bTF-17910H^a$s a@+bTF-17911^ads a@0,bTF-17912^as a@h,bTF-17913_as a@,bTF-17914H_a$s a@,bTF-17915_ads a@-bTF-17916_as a@H-bTF-17917`as a@-bTF-17918H`a$s a@-bTF-17919`ads a@-bTF-17920`as a@(.bTF-17921aas a@`.bTF-17922Haas a@.bTF-17923aaPs a@.bTF-17924aas a@/bTF-17925bas a@@/bTF-17926Hbas a@x/bTF-17927baPs a@/bTF-17928bas a@/bTF-17929cas a@ 0bTF-17930Hcas a@X0bTF-17931caPs a@0bTF-17932cas a@0bTF-17933das a@1bTF-17934Hdas a@81bTF-17935daPs a@p1bTF-17936das a@1bTF-17937eaоs a@1bTF-17938Heas a@2bTF-17939eaPs a@P2bTF-17940ea|s a@2bTF-17941fas a@2bTF-17942Hfas a@2bTF-17943fa(s a@03bTF-17944faTs a@h3bTF-17945gas a@3bTF-17946HgaԷs a@3bTF-17947gas a@4bTF-17948ga@s a@H4bTF-17949has a@4bTF-17950Hhas a@4bTF-17951has a@4bTF-17952ha@s a@(5bTF-17953ias a@`5bTF-17954Hia(@ a@5bTF-17955ia@ a@5bTF-17956iaL@ a@6bTF-17957ja @ a@@6bTF-17958Hja@ a@x6bTF-17959ja @ a@6bTF-17960jạ@ a@6bTF-17961ka@ a@ 7bTF-17962HkaL@ a@X7bTF-17963ka @ a@7bTF-17964ka@ a@7bTF-17965la4i@ a@8bTF-17966Hla@ a@88bTF-17967laИw@ a@p8bTF-17968laLlt@ a@8bTF-17969makt@ a@8bTF-17970Hmajt@ a@9bTF-17971ma jt@ a@P9bTF-17972maLit@ a@9bTF-17973naht@ a@9bTF-17974HnaDm@ a@9bTF-17975naXj@ a@0:bTF-17976naDm@ a@h:bTF-17977oaDm@ a@:bTF-17978HoaDm@ a@:bTF-17979oaw@ a@;bTF-17980oabt@ a@H;bTF-17981pa bt@ a@;bTF-17982HpaQt@ a@;bTF-17983pa Qt@ a@;bTF-17984pa1t@ a@(bTF-17994Hsas@ a@X>bTF-17995sas@ a@>bTF-17996sas@ a@>bTF-17997ta4s@ a@?bTF-17998Hta`s@ a@8?bTF-17999taxs@ a@p?bTF-18000tas@ a@?bTF-18001uaФs@ a@?bTF-18002Huas@ a@@bTF-18003uas@ a@P@bTF-18004uaTs@ a@@bTF-18005vas@ a@@bTF-18006HvaԠs@ a@@bTF-18007vas@ a@0AbTF-18008vaTs@ a@hAbTF-18009was@ a@AbTF-18010Hwaԝs@ a@AbTF-18011was@ a@BbTF-18012waTs@ a@HBbTF-18013xas@ a@BbTF-18014HxaԚs@ a@BbTF-18015xas@ a@BbTF-18016xaTs@ a@(CbTF-18017yas@ a@`CbTF-18018Hyaԗs@ a@CbTF-18019yas@ a@CbTF-18020yaTs@ a@DbTF-18021zas@ a@@DbTF-18022HzaԔs@ a@xDbTF-18023zas@ a@DbTF-18024zaTs@ a@DbTF-18025{as@ a@ EbTF-18026H{aԑs@ a@XEbTF-18027{as@ a@EbTF-18028{aTs@ a@EbTF-18029|as@ a@FbTF-18030H|aԎs@ a@8FbTF-18031|as@ a@pFbTF-18032|aTs@ a@FbTF-18033}as@ a@FbTF-18034H}aԋs@ a@GbTF-18035}as@ a@PGbTF-18036}aTs@ a@GbTF-18037~as@ a@GbTF-18038H~aԈs@ a@GbTF-18039~as@ a@0HbTF-18040~a,s@ a@hHbTF-18041aXs@ a@HbTF-18042Has@ a@HbTF-18043aĄs@ a@IbTF-18044as@ a@HIbTF-18045as@ a@IbTF-18046Ha\s@ a@IbTF-18047as@ a@IbTF-18048Ȁas@ a@(JbTF-18049as@ a@`JbTF-18050Ha s@ a@JbTF-18051a8~s@ a@JbTF-18052ȁad}s@ a@KbTF-18053a|s@ a@@KbTF-18054Ha{s@ a@xKbTF-18055a${s@ a@KbTF-18056ȂaPzs@ a@KbTF-18057a|ys@ a@ LbTF-18058Haxs@ a@XLbTF-18059aws@ a@LbTF-18060ȃaws@ a@LbTF-18061a@vs@ a@MbTF-18062Haus@ a@8MbTF-18063ats@ a@pMbTF-18064Ȅats@ a@MbTF-18065a@ss@ a@MbTF-18066Hars@ a@NbTF-18067aqs@ a@PNbTF-18068ȅaqs@ a@NbTF-18069a@ps@ a@NbTF-18070Haos@ a@NbTF-18071ans@ a@0ObTF-18072Ȇans@ a@hObTF-18073a@ms@ a@ObTF-18074Hals@ a@ObTF-18075aks@ a@PbTF-18076ȇaks@ a@HPbTF-18077a@js@ a@PbTF-18078Hais@ a@PbTF-18079ahs@ a@PbTF-18080Ȉags@ a@(QbTF-18081a,gs@ a@`QbTF-18082HaXfs@ a@QbTF-18083aes@ a@QbTF-18084ȉads@ a@RbTF-18085ads@ a@@RbTF-18086HaXcs@ a@xRbTF-18087abs@ a@RbTF-18088Ȋaas@ a@RbTF-18089aas@ a@ SbTF-18090HaX`s@ a@XSbTF-18091a_s@ a@SbTF-18092ȋa^s@ a@SbTF-18093a^s@ a@TbTF-18094HaX]s@ a@8TbTF-18095a\s@ a@pTbTF-18096Ȍa[s@ a@TbTF-18097a[s@ a@TbTF-18098HaDZs@ a@UbTF-18099apYs@ a@PUbTF-18100ȍaXs@ a@UbTF-18101aco@ a@UbTF-18102Haj@ a@UbTF-18103a o@ a@0VbTF-18104Ȏao@ a@hVbTF-18105aco@ a@VbTF-18106Hafm@ a@VbTF-18107afm@ a@WbTF-18108ȏa\fm@ a@HWbTF-18109a,fm@ a@WbTF-18110Haem@ a@WbTF-18111aem@ a@WbTF-18112Ȑaem@ a@(XbTF-18113alem@ a@`XbTF-18114Han a@(_bTF-18145a;n a@`_bTF-18146HaT8n a@_bTF-18147a5n a@_bTF-18148șa2n a@`bTF-18149a.n a@@`bTF-18150Ha+n a@x`bTF-18151a(n a@`bTF-18152Ța%n a@`bTF-18153a"n a@ abTF-18154Hatz a@XabTF-18155az a@abTF-18156țaim a@abTF-18157alm a@bbTF-18158HaTom a@8bbTF-18159a$rm a@pbbTF-18160Ȝaum a@bbTF-18161am a@bbTF-18162Ha m a@cbTF-18163a,m a@PcbTF-18164ȝaLm a@cbTF-18165aXm a@cbTF-18166Ham a@cbTF-18167am a@0dbTF-18168Ȟa|m a@hdbTF-18169aLm a@dbTF-18170Ha0m a@dbTF-18171am a@ebTF-18172ȟaгm a@HebTF-18173am a@ebTF-18174Ham a@ebTF-18175am a@ebTF-18176Ƞama@bTF-18463aHlda@bTF-18464aHla@(bTF-18465ala@`bTF-18466Ha`la@bTF-18467ala@ХbTF-18468axla@bTF-18469ala@@bTF-18470Hal a@xbTF-18471al a@bTF-18472aDl a@bTF-18473a|l`a@ bTF-18474Ha䞿a@XbTF-18475aqa@bTF-18476a@Da@ȧbTF-18477aa@bTF-18478Haha@8bTF-18479ata@pbTF-18480ala@bTF-18481ala@bTF-18482Haxila@bTF-18483aD?>>xbPOd2bb11`2433bӧD,F(#b bp `PbxDbHb((t-.--Db]Hb<bb @  t  d b}oL̮bxbp4̮bJBadbb|lb@FETbbȡȡʡ\̡|ˡHˡTbBԹJ(b,b56MbUbҨ ܯbhbؒlpܯbHb| bb\$]_(aH`` bFY3dbcGLGGIHHdbK F8;bc&&x()((brrqBob4c ddbKJJz50bh,c4xÐ80bjtYtYtb0c\谐\|Htb_tYtYb2c,pp\b nZVb2cHHlی\jTwb% 0@b43ca4b,egf@b>>b5c̩$ XhbȲb~B~d?~P>~b0&f5,b4`ct|||||l|,b^}pb|rc|`||||е|pbWiwAbrc{X{{|h{{8|b2R5bscz\zzzzzbC̅Boa vPtbAalbH>a<dvbAa[b>ax v D bAaLd [(b>avL(b@a_R db?aDv@db,a_',bH?a`tdb,a_'db?ap`t<b,a_'$b?a,_tDxb,a_'lTb@aX^t H|Tb+a_x,"bH@a,Nt|b+a| b@ahߥ$Ntڥۥ4ۥb+a| x b@a٥Mtԥ<եpեb+a| DbAaӥMtϥdϥϥDb'a?H? b$a  \y \bGa=t09X99\b$a_0IbGa<8t334b$a_IbHax24t-.D.b$a_$IbHHa,tt(L((b$a_(ILbHa&t@"""Lb$a 1 $ bHa,!t|b$aU bIah4t4b$a lkbHIatt<pb$aplfbTa0 s   ba bTal `s8ba''lbUas@tba @bHUas4|@ba_l|bUa  sp|babUa\`s(baTbVas0dba N0bHVas$l0ba_llbVa s`ߣߣߣlbalbVaLޣ`s٣٣ڣba_]lbWaأsӣ ԣTԣba bHWaңsΣ\ΣΣ ba+]F\bWaͣ sPȣȣȣ\baElbWa<ǣ`s££ãba_JUlbXaxsȼDbabHXasLbaXLbXa s@LbapXbXa,`s|ība_bYahs4ba_B%bHYas<pbayaR> l>baR> 8b]a<s,8t888ba ƅ tb^a7ks|:::ca l 0WcaP9lsH5p55ca  E cȆa3Xms/0H0ca l ,Dca.ns**+Dca_ E vcHad)ns\%%%ca l ca0$os( P  ca l <cȅaXpsPca(|C4caqs|4ca(|jpcHaPqsHppca jcars < p cahcȄa Xss ca(|h$ca\tsT|$ca(|`cHats T`ca(|xcausca(|cȃapXvsLca0ca ws@tca04 PcHaPwsHpPcap$ caxsߞߞcap cȂa|ޞystڞڞڞcap ca ٞ|zs՞@՞t՞ca_u, @cHaӞ<{sϞϞО@ca_T, |ca`Ξ{sXʞʞʞ|ca$ cȁaɞ|sĞ$ŞXŞcap# caÞ|}sȿ$caH# 0cHaP~s0ca8 lcah$s`lca8 cȀa4s,Tca_pdac S-cHa uҐҐӐ-c>a .cauѐѐҐ .c>aH.cȷauXАААH.c>a .ca@uϐ(ϐ\ϐ.c>a< '.cHau͐͐$ΐ.c>aa 8/cȶa`uhːːː8/c>a, t/cau(ʐpʐʐt/c>aaa P (0cȵauhƐƐƐ(0c?a d0ca@u(ŐpŐŐd0c?a` ,@bHauÐ0ĐdĐ0c`'TK0cHabm0d0c`'1caamp̾1c`|8T1calHam8T1c`|8;1ca`mP̻1c`|8,"1cHadt`m,1c`|8|2caĸ`mX2c`'DD2ca$_mp춐D2c`'J 2caT_mдL2c` |8l0bHa䳐(?m0x2c`'Dtba4l@2c`  $baLm43cwXp3cHa,V|p3cX3cḁlUH3c @` E3caTt3c @` $4caXSԑ4$4c x?`4cHaD,S `4c4caLlR~(4c4ظ4cawQudu4c4D$baHoQl$m5c4a ODP5caAtD?l?@AP5c4a 5cHa9th778:5c4adT 5ca 2t//1P25c4ah 6caH*t'(D)*6c5a_s @6ca"t D !"@6c5a>I|6cHatp<|6c5a >Ti6ca,t(p6c5a_OI6ca0 t, t 6c5at{ I07cadt$`07c5a e Til7cHaht(dl7c5a pd7cat`7c5a82 7caXtT7c5a_Q 8cat,T 8c5a4 \8cHaۄthللڄ܄\8c5a_ 8ca ԄtффӄPԄ8c6a0 8caH̄tɄʄD˄̄8c6ae u 9caĄt„D„ÄĄ9c6a e HL9cHatXL9c6at{ 9cat@9c6a 9ca4t̫0x9c6a  :calt,h:c6a09 @<:cHatth쟄<:c6a_@x:ca䗄t<(x:c6a4n:caĐt䊼:c6a_:caduXs$`:c6a OL,;cHau8`䁄,;c7aOh;cayutwwx zh;c7a>;car uooq\r;c7a >L;caTj ughPij;c7a_> ca+uD8>c8a e Lt>ca.uXt>c8ae >ca 1u|   (>c8at{ >cHa 4ud>c8a t{ P4(?ca\7uX(?c8at{ u d?ca:u0Xd?c8ae ?ca=ul?c8a t{ H?cHa@u T?c8aOu @caL߃Cu܃ ݃Hރ߃@c9a>u T@ca׃Fu ՃHՃփ׃T@c9a >D@caσ,Iu\̓̓΃Ѓ@c9a  ' @cHaȃ,LuŃŃƃDȃ@c9a e P4Aca<,OuԽ8Ac9ae DAcax,Ru8tDAc9a  Aca,UuLtAc9a  AcHa,Xu짃4Ac9a e DAca,,[uĞ잃(pAc9a I4Bcah,^u(d4Bc9a  ` pBca,au<d葃pBc9aOBcHa,dux܈$Bc:a OP4Bca,gu`Bc:a >P4$CcaXz,juwxTyz$Cc:a` `Ccar,mu,pTpqr`Cc:a>CcHaj,puhhhikCc:a >HCcab,su``a8cCc:a OHDca0[@vuXX,Zt[Dc:a PDcahT@yu(RdSTPDc:a_ DcHaMT|u`KLMDc:a_X @DcaEhuCD FDc:a 0WEcȿa?hu<<>X?Ec;a P@EcaP7hu45L67@Ec;a>|EcHa/hu$-L-./|Ec;ah Eca'|u`%%& (Ec;a  @ EcȾa |uH Ec;a_̨ 0Fca@|u<0Fc;a  lFcHax|u8tlFc;a8@Fca |uxt Fc;a_@FcȽa|u44Fc;a8 Gca,|u(p Gc;ae I\GcHa|u`\Gc;a_ GcauDGcvvh===DPc?a Pca;`uv:::Pc?a  Pcȳa(9,tv77$8Pc?a lhbaX6rv4 5T5Pc_С 4QcH"a4Qc zPpQc"a|LȶpQc'ag Qc+a$.1t)<)p)Qc(a Qc*a'2t"#4#Qc(a$S$Rc*a!@3t$Rc(a \ `RcH*ap4t@h`Rc(a_8ORc*a4t,`Rc(a Pt Rc)a 5t$Rc(a .Sc)ah6tSc(a_8PScH)a`(7tPxPSc(a,"Sc)a7t0Sc(a5 PSc(a8tSc(axTc(al|9tЭTc)a_ @TcH(adP:tT|@Tc)a4Z|Tc(a($;t@t|Tc)a_| Tc'a;t8Tc)a_4Tc'atȼ$lUc)a_4;Uc&a ?tlȴUc)a_L pUc&a@?t0XUc)a P VcH&a@tا4 Vc)ap |\Vc&a`Atġ\Vc)a_.Vc%a BtxVc*a_`Vc%adBt4|Vc*aظWcH%a Ct8lWc*a_LWc%a܍`Dt(LWc*ap9Wc$a EthWc*a u TWc$aTEtzLzzWc*a u pXcH$axFtqqrXc*ahQn}}0}LfcaxfcȘa};np}}}fca*fcat}l8n,}t}}fca|gcHa0}D5n}0}d}gca jca}8nt}}} jca  HjcȜax}@ n0}x}}Hjca  jca4~}Hn|}4}}h}}jca  4jcHay}xnx}x}$y}jca*ljcau}ndt}t}t}jcaظ8kcȝahq}m p}hp}p}8kcatkca$m}mk}$l}Xl}tkcalkcHah}mg}g}h}kcakcad}@mTc}c}c}kca(lcȞaX`}pm_}X_}_}(lcaȑdlca\}mZ}[}H[}dlca09 lcHaW}mV}V}W}lcazN lcaS}mDR}R}R}lca.mcȟaHO}mN}HN}|N}mcaTmcaK}mI}J}8J}TmcamcHaF},mxE}E}E}mcaT09 mcaDB}8mA}DA}xA}mca , PncȠa>}Tm<}=}<=}nca>ԡDnca:}pm8}9}89}DncancHa5}xmx4}4}4}nca  ncaD1}m0}D0}x0}ncaL ncȡa-}m+},}<,}ncąN 4oca(}m'}'}(}4oca , ppocHa$}mh#}#}#}poca , `ocaT }m,}T}}oca , ocȢa} m}}L}oca @ $$pca}@rcHa|mh|||@rca"bal|ȥm$|l|||rc`8 ,bHa$|Lcm|Ի|rc?a\Tircap|u8`zl|L|rc?a E Ti0scȴa| vfz||0sc?a4nTilscaK|-vH|H|I|lsc?aTipbHa1|Ov.|.|sc`  TiscaA{fmLA{tA{A{sc`78 tcȫa={imT={|={={ tc`_P\tca9{lm\9{9{9{\tc`  $tcHa5{omd5{5{5{tc`7$tca2{Trml1{1{1{tc`_TucȪa@.{m-{-{.{uc`_Tw$?wX?w|c_С }ca,}c`pԃĶba&wCmtl%w%wD}c`_}M ǾbHa$wl!w!w"w}c`_$<+ LbaD!wPlۻww}c` pg bawxlܻxww}c`a,4~calwww4~c`a,p~calwwLwp~c`\y ~cHal@whww~c`` ~calwww~c`\y $ca0lww<w$c`` Էbal0wXww`c,PcaЮTc shcȬazqxyLyc $hcavptt,uc-a@PcHaZw,ctXwYwYldd>nX>Yldd6>YldPd.pTm?YlPdd)!oX?Yldd$?Yldd?Yld d Xt@Yl dTd$XtX@YlTddCmF$;wpoilddC*hzilddCŇ4_$pzild$dܠC$0 wil$dXdӠ8Ԓwi$NzlXddˠCɊH(uizilddàCmnP;ZzilddCAyD3Zzi*ld(dCx`RHwzil(d\dCBy$K\wzil\ddC$İ4ZzilddC`4{8HZzilddCo,!xLpzild,dTAYdzOzl,d`dށ\zOzl`ddw*yDdh]zPz7lddn#XfBYTzPzГldde7\yzXld0d[|HXBY yl0dddPdmBY|yldddEmBYlyldd:CvCY\2\yld d/zl/d/dT[Y? zl/d 0dI\u[YD?p zl 0d@0d>u\Yd`zl@0dt0d3uX\Y?Pzlt0d0d($o\Y?@zl0d0du\Y$@0zl0d1do]Yh@ zl1dD1d`uX]YdFzlD1dx1du]YF4zlx1d1dxo]Y@$zl1d1du^YAHzl1d2duX^Y\Al zl2dH2du^YA\"zlH2d|2d^^YAL$zl|2d2du_Y(B<&zl2d2dXoX_YH ,(zl2d3d s_Y6*zl3dL3dTu_Y8 ,zlL3d3d=v`Y=-zl3d3d}܄sX`Y E/zl3d3dqs`Y41zl3d4dd hv`Y93zl4dP4dXۍaY;5zlP4d4dK`vXaYx>7zl4d4d?saY4>9zl4d4d2DsaY F;zl4d 5d&sbYB|=zl 5dT5dPXbYylT5d5d ༰bYyl5d5d TbYSvl5d5ddTcYl5d$6dSXcYjl$6dX6dScYWvlX6d6dTcYpl6d6dUdYܵXl6d6d`QXdY l6d(7dQdY$Tvl(7d\7ddYD l\7d7d,;eY$`l7d7dtKXeYezl7d7dKeYTmzl7d,8duKeYhUzl,8d`8djJfY(czl`8d8d_TLXfY@Xazl8d8dTMfYbzl8d8dIJfYdzl8d09d>TJgYkzl09dd9d0tXgYTdld9d9d"LrgY<L(yl9d9d$PgY<tl9d:d 8PhYT l:d4:dPXhYll4:dh:dOhYdlh:d:dPhYڊl:d:d{iY̶Lڊl:d;dPXiYHl;d8;d{iY䶊82vl8;dl;ddiY0yll;d;dHrjYlDyl;d;dNXjYl;dd$LVmY Ŋl>dD>dUXmY$ŊlD>dx>dUmY<ŊDlx>d>dVmY4Ҋďl>d>dɰnYLҊXvl>d?dlUXnYdҊl?dH?d(UnYl\?lH?d|?d!nY#yl|?d?doY,$#yl?d?dHXoYul?d@d$IoYdvl@dL@d\oYԷxVvlL@d@d<3pY(Tvl@d@d(XpYpl@d@dpY췊`vl@dAdypYulAdPAdnszqY,vlPAdAd`TqXqY$ylAdAdRqY $ylAdAdG0XqYD4vlAd Bd<XrY4|Ҋl BdTBd1WXrYLTŊlTBdBd&WrYd蔇lBdBdZrY|ӉlBdBd,[sYplBd$Cd|WXsYlSvl$CdXCd$WsYĸZlXCdCdsY&ylCdCdttY䦁&ylCdCd5XtYܸulCd(Dd<5tYvl(Dd\Dd5tY ,l\DdDd6uY$vlDdDd5XuYȝlDdDd5uY<H4tlDd,Ed7uYTvl,Ed`Ed`7vYlTl`EdEd~kvYlEdEdv܉XwYlEdEdn8lwYlEd0Fd`SrwYl0FddFdUqwxYldFdFdJdmXxYlFdFd?ɰxYlFdGd/qxYlGd4GdlryYl4GdhGd(XyYlhGdGdlyYlGdGdmyYlGdHdɰzYlHd8HdȪXzYl8HdlHd|zYllHdHdozYlHdHd{YlHdIdqX{YlId؀YlMdMd1(lYlMdMd+8ΥYlMdNd%ԥYlNdPNdTYlPNdNdprYlNdNd #oXYlNdNdlYfzlNd Odtt؃YwXl OdTOdmY쓛@ylTOdOdXY0ylOdOdYX" ylOdOd؄YlylOd$Pd0°Y0yl$PdXPdmXYylXPdPdpnrYаylPdPd̗r؅YDqylPdPdðYylPd(Qd\XY8yl(Qd\QdrYl1pyl\QdQd؆Y1`ylQdQd oY<:ylQdQdoXY:zlQd,RdyhqY:zl,Rd`Rdpq؇Y;zl`RdRdgqYL;zlRdRd^АoXY>zlRdRdU@Y? zlRd0SdLo؈Y\? zl0SddSdCY|tzldSdSd9&rXY BylSdSd/sYѕylSdTd%؉Y薚ylTd4Td|sY60*zl4TdhTdqXY8 ,zlhTdTdXYܬPylTdTdmr؊Y`ylTdUdDsYB=zlUd8UdqwXY8F;zl8UdlUdpBy sllUdUdTYxܓylUdUd0m؋YylUdVd<Y`ylVd.zl\d\dsXYpyl\d\dNrYpyl\d$]dHؔYyl$]dX]dY`ylX]d]dydXY;5zl]d]dnPY,93zl]d]ddlؕYL>9zl]d(^dYDY>7zl(^d\^dPXXYl\^d^dGlYl^d^d>XؗYl^d^d7YX|حl^d,_d0XYPr|l,_d`_d(pnYl`_d_d nؘYl_d_dܪYl_d_dǰXYl_d0`d,qYl0`dd`dخؙYld`d`dzrYl`d`dܻXYl`dadDrYlad4adrؚYl4adhadYlhadadbXYladadvYladbde|״؛Ylbd8bdQ\Yl8bdlbd@zlHsd|sdSqYR`l|sdsdH(زYlsdsd=$φYCz`Yzlsdtd2 XYltdLtd"DYR$lLtdtdسYCz ltdtd Yltdtd{XYRltdudðYLCz lzludPud<شYlPududּYS3ludud˼XY4Czzludud,Ylud vd_tصY SZrl vdTvdȠY|CzSzlTvdvd,XYlvdvd<Y8SqlvdvdrضYdCz(wlvd$wdt.Yl$wdXwdd{XYPS0tlXwdwdVYCzԉylwdwdHPطYlwdwd:YCzSzlwd(xd,XYl(xd\xdİYCz(l\xdxdlDظYlxdxd ݵYCzHqlxdxd XYlxd,ydgoYl,yd`ydعYl`ydydYlydydڻXYlydydѻmY @ylyd0zdȻ̘rغY 0yl0zddzdnYldzdzd(nXYlzdzdY$Uylzd{d|qrػY l{d4{dYT%l4{dh{daYlh{d{dTؼYl{d{d~hYl{d|du|XYl|d8|dlYl8|dl|dc(ؽYll|d|dZƌYl|d|dQXYl|d}dHYl}d<}d?tؾYl<}dp}d6e{Ylp}d}d& XYl}d}d`Yl}d ~d෰ؿYl ~d@~dYl@~dt~drXYlt~d~dxrYl~d~dקYl~ddغrtYldDdк^tYlDdxdȺ<Ylxdd[tYlddYhlddPkrXYldHdYlHd|dY Ȫxl|ddxrY ܪxldd|XY xlddr0rYL xldLdg$YlLdd\jrY ̍lddQqXY ̍lddFY ˍldd<L%rY TxldPd2rYL xlPdd#ܤqXYlddyYldddY.4.ld dYl dTdqXYlTddٹrYt--ldd˹FnY--lddԑYld$d,qXY/0/l$dXd@qYl//lXdd4ɅYlddİYp..ldds@FnXY..ld(dd}Yl(d\dUP-rY@0X0l\ddF0qY00ldąd7T nXY01lądd)-Y//ld,d/Y0,0l,d`d qYl`dd"rXY11ldȆdİqY82P2lȆdd߸ nY22ld0dѸ`qY<1T1l0dddørXY11lddd$Y33lḋdkYl̇ddkYld4dqXY22l4dhdu$rY43L3lhddejY44ldЈdUqY44lЈddEprXY,5D5ld8d6$ɰY33l8dld'İrY04H4llddyYldԉd4XY66lԉddmY66ld>ld dԻqY> ?l dTd{rXYH?`?lTddpXrY==lddennY >8>lddYPtYld$dMXYH@`@l$dXdA@ΌYlXdd5qY@@ldd*hNrYt??lddXY??ld(dYl(d\dYAAl\ddjYldĒd$rXYB0BlĒddCrY@@ld,dٵYA4Al,d`d͵4Yl`ddXYBBldȓdYBClȓddrYld0d9rYDB\Bl0dddXYldddYld̔d{`qYCCl̔ddoYCDld4dc nXYl4dhdX Y@CXClhddM8fYldЕdAlpYlЕdd5TqXYDDld8d)8qYDDl8dld ðYllddǰY>lTdd:nZ@4@lddqZpAAlddժZld$dɪrXZl$dXdlrZlXddnZldd ðZG GlddqXZIIld(d8Zd L~ul(d\d8Z $uul\ddxrZ$lddmrXZlddb`rZld,dWrZl,d`dGrZl`dd<XZldd1p3Zldd&4Zld0d(2Zl0ddd2XZlddd0Zldd\qZlddrZld4dlXZl4dhdߩȒZlhddةEZlddѩZlddʩvXZld8dé}Zl8dld Zlldd(%Zldd)XZldd7Zldllee]e]kl>e4>e]kl4>eh>e]`klh>e>e]kl>e>e]kl>e?e]Lkl?e8?e]kl8?el?e]kll?e?e]8kl?e?e]kl?e@e]kl@e<@e]$kl<@ep@e]klp@e@e]lkl@e@e]kl@e Ae]kl Ae@Ae]Xkl@AetAe]kltAeAe]klAeAe]DklAeBe]klBeDBe]klDBexBe]0klxBeBe]klBeBe]xklBeCe]klCeHCe]klHCe|Ce]dkl|CeCe]klCeCe]klCeDe]PklDeLDe]klLDeDe]klDeDe](Rise[Vmin]) - ioInputHighThresh)")) ("DieNoiseMarginLow" status("off") (description "Vilmax - Maximum voltage in Low state at Die Pad") (definition "(ioInputLowThresh - Term[\"DiePad\"]->(Fall[Vmax]))")) ("DieOvershootHigh" status("off") (description "Maximum voltage in High state at DiePad") (definition "Term[\"DiePad\"]->(Rise[Vmax])")) ("DieOvershootLow" status("off") (description "Minimum voltage in Low state at Die Pad") (definition "Term[\"DiePad\"]->(Fall[Vmin])")) ("DieSettleTimeFall" status("off") (description "Last time below Vilmax at Die Pad") (definition "Term[\"DiePad\"]->(FALL[Tfinal(ioInputLowThresh)])")) ("DieSettleTimeRise" status("off") (description "Last time above Vihmin at Die Pad") (definition "Term[\"DiePad\"]->(RISE[Tfinal(ioInputHighThresh)])")))) (VectorSets) (Props (XnetName "2 ML523_WORKING7 DDR_CS#") (allDrivers "active") (customSimType "Reflection") (ftsMode ("Typ")) (rcvrSelect "all") (tlineDelayMode "time")))) (Subckts) (Props (DesUnits "mils 2") (Globals ("HspiceOptions" "nil" "All_Drivers" "nil" "Custom_Simtype" "nil" "CutoffFrequency" "0GHz" "DefaultBufferDelay" "From Library" "DelayThresholds" "Input Thresholds" "EMIS_RegulationOptions" "FCC Class A" "EMIS_DesignMargin" "10" "EMIS_AnalysisDistance" "3METER" "Fast" "nil" "Fast_Slow" "nil" "FixedDuration" "nil" "FixedDurationTime" "25ns" "PulseCycleCount" "1" "PulseClockFrequency" "50MHz" "PulseDutyCycle" "0.5" "PulseStepOffset" "0ns" "rcvrSelect" "nil" "SaveSweepCases" "nil" "SelectedSimulator" "Tlsim" "SimulatorOption" "nil" "Slow" "nil" "Slow_Fast" "nil" "SourceSample" "nil" "Typ" "nil" "WaveResolutionTime" "Default" "AcCapFast" "Maximum" "AcCapSlow" "Minimum" "AcCapTyp" "Typical" "AcResFast" "Maximum" "AcResSlow" "Minimum" "AcResTyp" "Typical" "DieCapacitanceFast" "Minimum" "DieCapacitanceSlow" "Maximum" "DieCapacitanceTyp" "Typical" "GroundClampVICFast" "Maximum" "GroundClampVICSlow" "Minimum" "GroundClampVICTyp" "Typical" "GroundClmpVRefFast" "Minimum" "GroundClmpVRefSlow" "Maximum" "GroundClmpVRefTyp" "Typical" "GroundResFast" "Maximum" "GroundResSlow" "Minimum" "GroundResTyp" "Typical" "InputHighFast" "Minimum" "InputHighSlow" "Maximum" "InputHighTyp" "Typical" "InputLowFast" "Maximum" "InputLowSlow" "Minimum" "InputLowTyp" "Typical" "LaunchDelayFast" "Typical" "LaunchDelaySlow" "Typical" "LaunchDelayTyp" "Typical" "ParasiticCapFast" "Minimum" "ParasiticCapSlow" "Maximum" "ParasiticCapTyp" "Typical" "ParasiticIndFast" "Minimum" "ParasiticIndSlow" "Maximum" "ParasiticIndTyp" "Typical" "ParasiticResFast" "Minimum" "ParasiticResSlow" "Maximum" "ParasiticResTyp" "Typical" "PowerClampVICFast" "Maximum" "PowerClampVICSlow" "Minimum" "PowerClampVICTyp" "Typical" "PowerClampVRefFast" "Maximum" "PowerClampVRefSlow" "Minimum" "PowerClampVRefTyp" "Typical" "PowerResFast" "Maximum" "PowerResSlow" "Minimum" "PowerResTyp" "Typical" "PullDownVICFast" "Maximum" "PullDownVICSlow" "Minimum" "PullDownVICTyp" "Typical" "PullDownVRefFast" "Minimum" "PullDownVRefSlow" "Maximum" "PullDownVRefTyp" "Typical" "PullUpVICFast" "Maximum" "PullUpVICSlow" "Minimum" "PullUpVICTyp" "Typical" "PullUpVRefFast" "Maximum" "PullUpVRefSlow" "Minimum" "PullUpVRefTyp" "Typical" "RampRatesFast" "FastSlew" "RampRatesSlow" "SlowSlew" "RampRatesTyp" "TypSlew" "VmeasFast" "Minimum" "VmeasSlow" "Maximum" "VmeasTyp" "Typical" "HspiceCommand" "hspice -i main_gen.spc -o waveforms.lis" "HspiceTranStart" "nil" "HspiceTranUIC" "nil")) (LayerStack ("DIELECTRIC" "BOTTOM" "DIELECTRIC" "L15_GND" "DIELECTRIC" "L14_INT" "DIELECTRIC" "L13_GND" "DIELECTRIC" "L12_INT" "DIELECTRIC" "L11_GND" "DIELECTRIC" "L10_PWR" "DIELECTRIC" "L9_INT_V" "DIELECTRIC" "L8_INT_H" "DIELECTRIC" "L7_PWR" "DIELECTRIC" "L6_GND" "DIELECTRIC" "L5_INT" "DIELECTRIC" "L4_GND" "DIELECTRIC" "L3_INT" "DIELECTRIC" "L2_GND" "DIELECTRIC" "TOP" "DIELECTRIC")) (Revision "14.208")) (Params (clocked ((clockRise "1e-09") (clockFall "1e-09") (clockFreq "100e6") (clockInitState "0") (clockDutyCycle "0.5") (clockJitter "0"))) (RCTerm ((resistance "50 ohm") (capacitance "20 pF") (voltage "5 V") (maxDelay "0.1 ns"))) (Connector nil) (ShuntTerm ((resistance "50 ohm") (voltage "5 V") (maxDelay "0.1 ns"))) (IbisIO_OpenPullUp ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (DiffOutput ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (ESpiceDevice nil) (idlCircuit ((allDrivers "active") (ftsMode '("Typ")) (rcvrSelect "all") (simMode "Reflection") (tlineDelayMode "time") (userRevision "1.0"))) (DiffOutputPkg ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (IbisOutputPkg ((temperature "27") (bufferModel "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (IbisIO ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (DiffIOPkg ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (IbisOutput ((temperature "27") (bufferModel "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (IbisIOPkg ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (TLine ((diffImpedance "100ohm") (diffVelocity "1.4142e+08M/s") (impedance "60ohm") length("2800 mil") (propDelay "0.5 ns") (velocity "5600 mil/ns") (traceCount "1") (traceGeometry "Microstrip") (impedanceMin nil) (impedanceMax nil) (lengthMin nil) (lengthMax nil) (propDelayMin nil) (propDelayMax nil) (impedanceSweepCount nil) (propDelaySweepCount nil) (velocitySweepCount nil) (lengthSweepCount nil) (matchSetName nil))) (DualClampTerm ((cutoffVoltageUp "0.7 V") (cutoffVoltageDown "0.7 V") (voltageUp "5 V") (voltageDown "0 V") (maxDelay "0.1 ns"))) (HiClampTerm ((cutoffVoltage "0.7 V") (voltage "5 V") (maxDelay "0.1 ns"))) (Source ((voltage "5 V"))) (RLGC (length("1000 mil"))) (IbisInput ((temperature "27") (bufferModel "CDSDefaultInput") (cycle "1") (LEFDEFPinName nil) (LEFDEFPinType nil))) (Via ((model "Unknown") (viaOutputFormat "Unknown"))) (Inductor ((inductance "5 nH") (orientation "0"))) (CurrentProbe nil) (DiffInputPkg ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (cycle "1"))) (sync ((syncFreq "100e6") (syncInitState "1") (syncPattern "10") (syncEdgeSwitch "rise"))) (Capacitor ((capacitance "10 pF") (orientation "0"))) (IbisOutput_OpenPullUp ((temperature "27") (bufferModel "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (DiffIO ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (DiffInput ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (cycle "1"))) (Resistor ((resistance "50 ohm") (orientation "0"))) (IbisInputPkg ((temperature "27") (bufferModel "CDSDefaultInput") (cycle "1") (LEFDEFPinName nil) (LEFDEFPinType nil))) (TheveninTerm ((resistanceUp "180 ohm") (resistanceDown "270 ohm") (voltageUp "5 V") (voltageDown "0 V") (maxDelay "0.1 ns"))) (Trace ((d1Thickness "10 mil") (d1Constant "4.5") (d1LossTangent "0.035") (d2Thickness "10 mil") (d2Constant "4.5") (d2LossTangent "0.035") (d3Thickness "0.0") (d3Constant "1.0") (d3LossTangent "0.035") length("1000 mil") (spacing "5 mil") (spacing2 "5 mil") (spacing3 "5 mil") (spacing4 "5 mil") (spacing5 "5 mil") (traceConductivity "595900 mho/cm") (traceGeometry "microstrip") (traceLayerName "") (traceThickness "0.72 mil") (traceType "single") (traceWidth "5.0 mil") (traceWidth2 "5.0 mil") (traceWidth3 "5.0 mil") (traceWidth4 "5.0 mil") (traceWidth5 "5.0 mil") (traceWidth6 "5.0 mil") (offset "0 mil") (traceCount "1") (impedance nil))) (LowClampTerm ((cutoffVoltage "0.7 V") (voltage "0 V") (maxDelay "0.1 ns"))) (Diode ((cutoffVoltage "0.7 V"))) (async ((asyncTimePoints "") (asyncInitState "1"))) (SeriesTerm ((resistance "22 ohm") (maxDelay "0.1 ns"))) (IbisIO_OpenPullDown ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (periodic ((periodicFreq "100e6") (periodicPattern "10") (periodicJitter "0"))) (Cable (length("1 m"))) (IbisIOMacro ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil)))))|gxg|xghxhCh:(SKIDL (Circuits ("MAIN" (Parts ("ML523_WORKING5.@@U1.P4" IbisIOPkg (refDes "U1") (model "SK_SMT_BGA_1156") (Props (_SXDesignName "ML523_WORKING5") (brdx "5362.8 MIL") (brdy "3431.5 MIL") (bufferModel "VIRTEX2_SSTL2C1") (cycle "1") (hold "1.0e-09") (offsets ("4" "0") ("5" "0")) (setup "2.0e-09") (state "tristate") (stimuli ("4" "local10") ("5" "local11")) (temperature "27") (termMap ("4" "Data") ("5" "Enable"))) (Terms ("ML523_WORKING5.X536280Y343150L1LRATS" "P4"))) ("ML523_WORKING5.@@J57.1" IbisIOPkg (refDes "J57") (model "Unknown") (Props (_SXDesignName "ML523_WORKING5") (brdx "9200 MIL") (brdy "4000 MIL") (bufferModel "CDSDefaultIO") (cycle "1") (hold "1.0e-09") (offsets ("4" "0") ("5" "0")) (setup "2.0e-09") (state "tristate") (stimuli ("4" "local12") ("5" "local13")) (temperature "27") (termMap ("4" "Data") ("5" "Enable"))) (Terms ("ML523_WORKING5.X920000Y400000L1LRATS" "1"))) ("ML523_WORKING5.T@@RATS@@J57.1@@U1.P4" TLine (refDes "TL1") (Props (_SXDesignName "ML523_WORKING5") (impedance "60 ohm") length("4372.20 MIL") (propDelay "0.791294 ns") (traceCount "1") (traceGeometry "microstrip") (velocity "5525.39 mil/ns")) (Terms ("ML523_WORKING5.X920000Y400000L1LRATS" "1") ("ML523_WORKING5.X536280Y343150L1LRATS" "2")))) (Nodes ("ML523_WORKING5.X536280Y343150L1LRATS" (terms "ML523_WORKING5.T@@RATS@@J57.1@@U1.P4.2" "ML523_WORKING5.@@U1.P4.1")) ("ML523_WORKING5.X920000Y400000L1LRATS" (terms "ML523_WORKING5.T@@RATS@@J57.1@@U1.P4.1" "ML523_WORKING5.@@J57.1.1"))) (Ports) (Stimuli ("local10" (scope local) (stimType periodic) (Props (periodicFreq "5e+007") (periodicJitter "0") (periodicPattern "1"))) ("local13" (scope local) (stimType periodic) (Props (periodicFreq "5e+007") (periodicJitter "0") (periodicPattern "1"))) ("local11" (scope local) (stimType periodic) (Props (periodicFreq "5e+007") (periodicJitter "0") (periodicPattern "1"))) ("local12" (scope local) (stimType periodic) (Props (periodicFreq "5e+007") (periodicJitter "0") (periodicPattern "1")))) (Notes) (Constraints ("DP_GATHER_CONTROL" "INCLUDE") ("DP_MAX_UNCOUPLED_LENGTH" "0.01905") ("DP_MIN_LINE_SPACING" "0.0001524") ("DP_NEGATIVE_COUPLED_TOLERANCE" "2.54e-007") ("DP_PHASE_TOLERANCE" ("LENGTH" "0.000127")) ("DP_POSITIVE_COUPLED_TOLERANCE" "2.54e-007")) (MeasurementSets ("EMI" ("EMIStatus" status("on")) ("PeakEmission" status("on")) ("PeakFrequency" status("on")) ("PulseFreq" status("on")) ("RiseTime" status("on")) ("VoltageSwing" status("on"))) ("Reflection" ("BufferDelayFall" status("off")) ("BufferDelayRise" status("off")) ("FirstIncidentFall" status("off")) ("FirstIncidentRise" status("off")) ("Glitch" status("on")) ("GlitchFall" status("off")) ("GlitchRise" status("off")) ("Monotonic" status("on")) ("MonotonicFall" status("off")) ("MonotonicRise" status("off")) ("NoiseMargin" status("on")) ("NoiseMarginHigh" status("off")) ("NoiseMarginLow" status("off")) ("OvershootHigh" status("on")) ("OvershootLow" status("on")) ("PropDelay" status("on")) ("SettleDelay" status("on")) ("SettleDelayFall" status("off")) ("SettleDelayRise" status("off")) ("SwitchDelay" status("on")) ("SwitchDelayFall" status("off")) ("SwitchDelayRise" status("off"))) ("Crosstalk" ("Crosstalk" status("on"))) ("Custom" ("DieNoiseMarginHigh" status("off") (description "Minimum voltage in High state at Die Pad - Vihmin") (definition "(Term[\"DiePad\"]->(Rise[Vmin]) - ioInputHighThresh)")) ("DieNoiseMarginLow" status("off") (description "Vilmax - Maximum voltage in Low state at Die Pad") (definition "(ioInputLowThresh - Term[\"DiePad\"]->(Fall[Vmax]))")) ("DieOvershootHigh" status("off") (description "Maximum voltage in High state at DiePad") (definition "Term[\"DiePad\"]->(Rise[Vmax])")) ("DieOvershootLow" status("off") (description "Minimum voltage in Low state at Die Pad") (definition "Term[\"DiePad\"]->(Fall[Vmin])")) ("DieSettleTimeFall" status("off") (description "Last time below Vilmax at Die Pad") (definition "Term[\"DiePad\"]->(FALL[Tfinal(ioInputLowThresh)])")) ("DieSettleTimeRise" status("off") (description "Last time above Vihmin at Die Pad") (definition "Term[\"DiePad\"]->(RISE[Tfinal(ioInputHighThresh)])")))) (VectorSets) (Props (XnetName "1 ML523_WORKING5 112_REFCLK_P") (allDrivers "active") (customSimType "Reflection") (ftsMode ("Typ")) (rcvrSelect "all") (tlineDelayMode "time")))) (Subckts) (Props (DesUnits "mils 2") (Globals ("HspiceOptions" "nil" "All_Drivers" "nil" "Custom_Simtype" "nil" "CutoffFrequency" "0GHz" "DefaultBufferDelay" "From Library" "DelayThresholds" "Input Thresholds" "EMIS_RegulationOptions" "FCC Class A" "EMIS_DesignMargin" "10" "EMIS_AnalysisDistance" "3METER" "Fast" "nil" "Fast_Slow" "nil" "FixedDuration" "nil" "FixedDurationTime" "25ns" "PulseCycleCount" "1" "PulseClockFrequency" "50MHz" "PulseDutyCycle" "0.5" "PulseStepOffset" "0ns" "rcvrSelect" "nil" "SaveSweepCases" "nil" "SelectedSimulator" "Tlsim" "SimulatorOption" "nil" "Slow" "nil" "Slow_Fast" "nil" "SourceSample" "nil" "Typ" "nil" "WaveResolutionTime" "Default" "AcCapFast" "Maximum" "AcCapSlow" "Minimum" "AcCapTyp" "Typical" "AcResFast" "Maximum" "AcResSlow" "Minimum" "AcResTyp" "Typical" "DieCapacitanceFast" "Minimum" "DieCapacitanceSlow" "Maximum" "DieCapacitanceTyp" "Typical" "GroundClampVICFast" "Maximum" "GroundClampVICSlow" "Minimum" "GroundClampVICTyp" "Typical" "GroundClmpVRefFast" "Minimum" "GroundClmpVRefSlow" "Maximum" "GroundClmpVRefTyp" "Typical" "GroundResFast" "Maximum" "GroundResSlow" "Minimum" "GroundResTyp" "Typical" "InputHighFast" "Minimum" "InputHighSlow" "Maximum" "InputHighTyp" "Typical" "InputLowFast" "Maximum" "InputLowSlow" "Minimum" "InputLowTyp" "Typical" "LaunchDelayFast" "Typical" "LaunchDelaySlow" "Typical" "LaunchDelayTyp" "Typical" "ParasiticCapFast" "Minimum" "ParasiticCapSlow" "Maximum" "ParasiticCapTyp" "Typical" "ParasiticIndFast" "Minimum" "ParasiticIndSlow" "Maximum" "ParasiticIndTyp" "Typical" "ParasiticResFast" "Minimum" "ParasiticResSlow" "Maximum" "ParasiticResTyp" "Typical" "PowerClampVICFast" "Maximum" "PowerClampVICSlow" "Minimum" "PowerClampVICTyp" "Typical" "PowerClampVRefFast" "Maximum" "PowerClampVRefSlow" "Minimum" "PowerClampVRefTyp" "Typical" "PowerResFast" "Maximum" "PowerResSlow" "Minimum" "PowerResTyp" "Typical" "PullDownVICFast" "Maximum" "PullDownVICSlow" "Minimum" "PullDownVICTyp" "Typical" "PullDownVRefFast" "Minimum" "PullDownVRefSlow" "Maximum" "PullDownVRefTyp" "Typical" "PullUpVICFast" "Maximum" "PullUpVICSlow" "Minimum" "PullUpVICTyp" "Typical" "PullUpVRefFast" "Maximum" "PullUpVRefSlow" "Minimum" "PullUpVRefTyp" "Typical" "RampRatesFast" "FastSlew" "RampRatesSlow" "SlowSlew" "RampRatesTyp" "TypSlew" "VmeasFast" "Minimum" "VmeasSlow" "Maximum" "VmeasTyp" "Typical" "HspiceCommand" "hspice -i main_gen.spc -o waveforms.lis" "HspiceTranStart" "nil" "HspiceTranUIC" "nil")) (LayerStack ("DIELECTRIC" "BOTTOM" "DIELECTRIC" "L15_GND" "DIELECTRIC" "L14_INT" "DIELECTRIC" "L13_GND" "DIELECTRIC" "L12_INT" "DIELECTRIC" "L11_GND" "DIELECTRIC" "L10_PWR" "DIELECTRIC" "L9_INT" "DIELECTRIC" "L8_INT" "DIELECTRIC" "L7_PWR" "DIELECTRIC" "L6_GND" "DIELECTRIC" "L5_INT" "DIELECTRIC" "L4_GND" "DIELECTRIC" "L3_INT" "DIELECTRIC" "L2_GND" "DIELECTRIC" "TOP" "DIELECTRIC")) (Revision "14.208")) (Params (clocked ((clockRise "1e-09") (clockFall "1e-09") (clockFreq "100e6") (clockInitState "0") (clockDutyCycle "0.5") (clockJitter "0"))) (RCTerm ((resistance "50 ohm") (capacitance "20 pF") (voltage "5 V") (maxDelay "0.1 ns"))) (Connector nil) (ShuntTerm ((resistance "50 ohm") (voltage "5 V") (maxDelay "0.1 ns"))) (IbisIO_OpenPullUp ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (DiffOutput ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (ESpiceDevice nil) (idlCircuit ((allDrivers "active") (ftsMode '("Typ")) (rcvrSelect "all") (simMode "Reflection") (tlineDelayMode "time") (userRevision "1.0"))) (DiffOutputPkg ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (IbisOutputPkg ((temperature "27") (bufferModel "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (IbisIO ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (DiffIOPkg ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (IbisOutput ((temperature "27") (bufferModel "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (IbisIOPkg ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (TLine ((diffImpedance "100ohm") (diffVelocity "1.4142e+008M/s") (impedance "60ohm") length("2800 mil") (propDelay "0.5 ns") (velocity "5600 mil/ns") (traceCount "1") (traceGeometry "Microstrip") (impedanceMin nil) (impedanceMax nil) (lengthMin nil) (lengthMax nil) (propDelayMin nil) (propDelayMax nil) (impedanceSweepCount nil) (propDelaySweepCount nil) (velocitySweepCount nil) (lengthSweepCount nil) (matchSetName nil))) (DualClampTerm ((cutoffVoltageUp "0.7 V") (cutoffVoltageDown "0.7 V") (voltageUp "5 V") (voltageDown "0 V") (maxDelay "0.1 ns"))) (HiClampTerm ((cutoffVoltage "0.7 V") (voltage "5 V") (maxDelay "0.1 ns"))) (Source ((voltage "5 V"))) (RLGC (length("1000 mil"))) (IbisInput ((temperature "27") (bufferModel "CDSDefaultInput") (cycle "1") (LEFDEFPinName nil) (LEFDEFPinType nil))) (Via ((model "Unknown") (viaOutputFormat "Unknown"))) (Inductor ((inductance "5 nH") (orientation "0"))) (CurrentProbe nil) (DiffInputPkg ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (cycle "1"))) (sync ((syncFreq "100e6") (syncInitState "1") (syncPattern "10") (syncEdgeSwitch "rise"))) (Capacitor ((capacitance "10 pF") (orientation "0"))) (IbisOutput_OpenPullUp ((temperature "27") (bufferModel "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (DiffIO ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (threshOutputHighMin "4.5 V") (threshOutputHighTyp "4.8 V") (threshOutputHighMax "5.1 V") (threshOutputLowMin "-5.2 V") (threshOutputLowTyp "-4.8 V") (threshOutputLowMax "-4.5 V") (spice nil))) (DiffInput ((temperature "27") (bufferModelNonInverting "CDSDefaultOutput") (bufferModelInverting "CDSDefaultOutput") (threshInputHighMin "0 V") (threshInputHighTyp "6e-2 V") (threshInputHighMax "2e-1 V") (threshInputLowMin "-3e-1 V") (threshInputLowTyp "-8e-2 V") (threshInputLowMax "0 V") (cycle "1"))) (Resistor ((resistance "50 ohm") (orientation "0"))) (IbisInputPkg ((temperature "27") (bufferModel "CDSDefaultInput") (cycle "1") (LEFDEFPinName nil) (LEFDEFPinType nil))) (TheveninTerm ((resistanceUp "180 ohm") (resistanceDown "270 ohm") (voltageUp "5 V") (voltageDown "0 V") (maxDelay "0.1 ns"))) (Trace ((d1Thickness "10 mil") (d1Constant "4.5") (d1LossTangent "0.035") (d2Thickness "10 mil") (d2Constant "4.5") (d2LossTangent "0.035") (d3Thickness "0.0") (d3Constant "1.0") (d3LossTangent "0.035") length("1000 mil") (spacing "5 mil") (spacing2 "5 mil") (spacing3 "5 mil") (spacing4 "5 mil") (spacing5 "5 mil") (traceConductivity "595900 mho/cm") (traceGeometry "microstrip") (traceLayerName "") (traceThickness "0.72 mil") (traceType "single") (traceWidth "5.0 mil") (traceWidth2 "5.0 mil") (traceWidth3 "5.0 mil") (traceWidth4 "5.0 mil") (traceWidth5 "5.0 mil") (traceWidth6 "5.0 mil") (offset "0 mil") (traceCount "1") (impedance nil))) (LowClampTerm ((cutoffVoltage "0.7 V") (voltage "0 V") (maxDelay "0.1 ns"))) (Diode ((cutoffVoltage "0.7 V"))) (async ((asyncTimePoints "") (asyncInitState "1"))) (SeriesTerm ((resistance "22 ohm") (maxDelay "0.1 ns"))) (IbisIO_OpenPullDown ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil))) (periodic ((periodicFreq "100e6") (periodicPattern "10") (periodicJitter "0"))) (Cable (length("1 m"))) (IbisIOMacro ((temperature "27") (bufferModel "CDSDefaultIO") (stimuli nil) (offsets nil) (state "tristate") (cycle "1") (termMap nil) (setup "2.0e-09") (hold "1.0e-09") (rise nil) (fall nil) (macroType nil) (voltage nil) (spice nil) (LEFDEFPinName nil) (LEFDEFPinType nil)))))tCh8ThLX  LX  LX  LX  LX  LX  LX  LX  LX  LX  LX  LX  XXLX  LX  LX  LX  VIA_BGAl 0Pm<`xH0"nP?20PLP``LL(Lkk0kHk`k@LyTxkͳ DH/T|k(QWxO@QXQpQQQQPPТX@QSP|TpU+RTPIA2rDӿhȿ`PPPooop(ph  8o"2Ҵ@pcѸXp)$($@$X$p$$$f@v@KXKppKTKKKЅK~@H޳ U=_jT(|0`(<IA_(T*[AU@X 820{@(@@PXPpPPPHKPИPPPpXDmPPX)xֶx.dXTH{HbPXƱ0PXmi@H?HPP 0PpVHP _ gr`PLIND-T-VIAMP0D Ĵpx0PPϔP(P`@PQZ蝻@QԺCV M F0,F@Jp.@XP`yKpP@yKM@غPP(P8PHPXPhPxPPPPPPPPPPPP P0PPLIND_VIA_TOPPPP(P8PHPhPxPPPPPȽPؽPPPPP`PpPPPPPPPPpPPPPPPPPPPPPPPȼPؼPPPP PPPпPPPPP P0P@PPPPPPPPPP@PPPhPPPPȳPسPPPP(P8PPP`PpP`PxPPPPؗPPPP(P@PPP`PpPPPЄPPPP P0P@PXPhPPPP(P8PPP`PpPPmPmPnPnP(nP@nPXnPhnP0gP@gPPgP`gPpgPgPgPgPgP@WPPWP`WPpWPWPWPWPWPJQKQKQ(KQ8KQPKQ`KQxKQ0H`xXEhExEEEEEE s8sHsXshsxsssqX(qXs@qXPqX`qXpqXqXqX@ֶXֶpֶֶֶֶֶRRqXRRRRRR'R'R'R'R'R'R(RPP(P@PPP`PpPPPh (@XpȻ 8 @8@@P@h@@@@@8-S@P-St8ThdhLX  LX  LX  LX  LX  LX  LX  LX  LX  LX  LX  LX  XXLX  LX  LX  LX  VIA_BGAl 0Pm<`xH0"nP?20PLP``LL(Lkk0kHk`k@LyTxkͳ DH/T|k(QWxO@QXQpQQQQPPТX@QSP|TpU+RTPIA2rDӿhȿ`PPPooop(ph  8o"2Ҵ@pcѸXp)$($@$X$p$$$f@v@KXKppKTKKKЅK~@H޳ U=_jT(|0`(<IA_(T*[AU@X 820{@(@@PXPpPPPHKPИPPPpXDmPPX)xֶx.dXTH{HbPXƱ0PXmi@H?HPP 0PpVHP _ gr`PLIND-T-VIAMP0D Ĵpx0PPϔP(P`@PQZ蝻@QԺCV M F0,F@Jp.@XP`yKpP@yKM@غPP(P8PHPXPhPxPPPPPPPPPPPP P0PPLIND_VIA_TOPPPP(P8PHPhPxPPPPPȽPؽPPPPP`PpPPPPPPPPpPPPPPPPPPPPPPPȼPؼPPPP PPPпPPPPP P0P@PPPPPPPPPP@PPPhPPPPȳPسPPPP(P8PPP`PpP`PxPPPPؗPPPP(P@PPP`PpPPPЄPPPP P0P@PXPhPPPP(P8PPP`PpPPmPmPnPnP(nP@nPXnPhnP0gP@gPPgP`gPpgPgPgPgPgP@WPPWP`WPpWPWPWPWPWPJQKQKQ(KQ8KQPKQ`KQxKQ0H`xXEhExEEEEEE s8sHsXshsxsssqX(qXs@qXPqX`qXpqXqXqX@ֶXֶpֶֶֶֶֶRRqXRRRRRR'R'R'R'R'R'R(RPP(P@PPP`PpPPPh (@XpȻ 8 @8@@P@h@@@@@8-S@P-Stdhxuh LX  XLX  LX  LX  LX  LX  LX  LX  LX  LX  LX  LX  XXLX  &LX  LX  LX  VIA_BGAl 0Pm<`xH0"nP?20PLP``LL(Lkk0kHk`k@LyTxkͳ DH/T|k(QWxO@QXQpQQQQPPТX@QSP|TpU+RTPIA2rDӿhȿ`PPPooop(ph  8o"2Ҵ@pcѸXp)$($@$X$p$$$f@v@KXKppKTKKKЅK~@H޳ U=_jT(|0`(<IA_(T*[AU@X 820{@(@@PXPpPPPHKPИPPPpXDmPPX)xֶx.dXTH{HbPXƱ0PXmi@H?HPP 0PpVHP _ gr`PLIND-T-VIAMP0D Ĵpx0PPϔP(P`@PQZ蝻@QԺCV M F0,F@Jp.@XP`yKpP@yKM@غPP(P8PHPXPhPxPPPPPPPPPPPP P0PPLIND_VIA_TOPPPP(P8PHPhPxPPPPPȽPؽPPPPP`PpPPPPPPPPpPPPPPPPPPPPPPPȼPؼPPPP PPPпPPPPP P0P@PPPPPPPPPP@PPPhPPPPȳPسPPPP(P8PPP`PpP`PxPPPPؗPPPP(P@PPP`PpPPPЄPPPP P0P@PXPhPPPP(P8PPP`PpPPmPmPnPnP(nP@nPXnPhnP0gP@gPPgP`gPpgPgPgPgPgP@WPPWP`WPpWPWPWPWPWPJQKQKQ(KQ8KQPKQ`KQxKQ0H`xXEhExEEEEEE s8sHsXshsxsssqX(qXs@qXPqX`qXpqXqXqX@ֶXֶpֶֶֶֶֶRRqXRRRRRR'R'R'R'R'R'R(RPP(P@PPP`PpPPPh (@XpȻ 8 @8@@P@h@@@@@8-S@P-Stxuhh LX  LX  LX  LX  LX  XLX  LX  LX  LX  LX  LX  LX  XXLX  LX  LX  LX  VIA_BGAl 0Pm<`xH0"nP?20PLP``LL(Lkk0kHk`k@LyTxkͳ DH/T|k(QWxO@QXQpQQQQPPТX@QSP|TpU+RTPIA2rDӿhȿ`PPPooop(ph  8o"2Ҵ@pcѸXp)$($@$X$p$$$f@v@KXKppKTKKKЅK~@H޳ U=_jT(|0`(<IA_(T*[AU@X 820{@(@@PXPpPPPHKPИPPPpXDmPPX)xֶx.dXTH{HbPXƱ0PXmi@H?HPP 0PpVHP _ gr`PLIND-T-VIAMP0D Ĵpx0PPϔP(P`@PQZ蝻@QԺCV M F0,F@Jp.@XP`yKpP@yKM@غPP(P8PHPXPhPxPPPPPPPPPPPP P0PPLIND_VIA_TOPPPP(P8PHPhPxPPPPPȽPؽPPPPP`PpPPPPPPPPpPPPPPPPPPPPPPPȼPؼPPPP PPPпPPPPP P0P@PPPPPPPPPP@PPPhPPPPȳPسPPPP(P8PPP`PpP`PxPPPPؗPPPP(P@PPP`PpPPPЄPPPP P0P@PXPhPPPP(P8PPP`PpPPmPmPnPnP(nP@nPXnPhnP0gP@gPPgP`gPpgPgPgPgPgP@WPPWP`WPpWPWPWPWPWPJQKQKQ(KQ8KQPKQ`KQxKQ0H`xXEhExEEEEEE s8sHsXshsxsssqX(qXs@qXPqX`qXpqXqXqX@ֶXֶpֶֶֶֶֶRRqXRRRRRR'R'R'R'R'R'R(RPP(P@PPP`PpPPPh (@XpȻ 8 @8@@P@h@@@@@8-S@P-Sthh LX  LX  LX  LX  &LX  LX  LX  LX  LX  LX  LX  LX  XXLX  LX  LX  LX  VIA_BGAl 0Pm<`xH0"nP?20PLP``LL(Lkk0kHk`k@LyTxkͳ DH/T|k(QWxO@QXQpQQQQPPТX@QSP|TpU+RTPIA2rDӿhȿ`PPPooop(ph  8o"2Ҵ@pcѸXp)$($@$X$p$$$f@v@KXKppKTKKKЅK~@H޳ U=_jT(|0`(<IA_(T*[AU@X 820{@(@@PXPpPPPHKPИPPPpXDmPPX)xֶx.dXTH{HbPXƱ0PXmi@H?HPP 0PpVHP _ gr`PLIND-T-VIAMP0D Ĵpx0PPϔP(P`@PQZ蝻@QԺCV M F0,F@Jp.@XP`yKpP@yKM@غPP(P8PHPXPhPxPPPPPPPPPPPP P0PPLIND_VIA_TOPPPP(P8PHPhPxPPPPPȽPؽPPPPP`PpPPPPPPPPpPPPPPPPPPPPPPPȼPؼPPPP PPPпPPPPP P0P@PPPPPPPPPP@PPPhPPPPȳPسPPPP(P8PPP`PpP`PxPPPPؗPPPP(P@PPP`PpPPPЄPPPP P0P@PXPhPPPP(P8PPP`PpPPmPmPnPnP(nP@nPXnPhnP0gP@gPPgP`gPpgPgPgPgPgP@WPPWP`WPpWPWPWPWPWPJQKQKQ(KQ8KQPKQ`KQxKQ0H`xXEhExEEEEEE s8sHsXshsxsssqX(qXs@qXPqX`qXpqXqXqX@ֶXֶpֶֶֶֶֶRRqXRRRRRR'R'R'R'R'R'R(RPP(P@PPP`PpPPPh (@XpȻ 8 @8@@P@h@@@@@8-S@P-S|h