EXERCISES ALL PROGRAMMABLE

AC701 Built-In Self Test Flash Application

December 2013

Revision History

Date	Version	Description	
12/18/13	6.0	Recompiled for 2013.4.	
10/23/13	5.0	Recompiled for 2013.3. Converted to IPI, added RGMII interface and LwIP.	
06/19/13	4.0	Recompiled for 2013.2. AR55431, AR55531 and AR55738 fixed.	
04/03/13	3.0	Recompiled for 2013.1. Added AR55431, AR55531 and AR55738. AR53420 Fixed.	
02/04/13	2.1	As per AR54044, added 2012.4 device pack. Added AR53420 and AR54223.	
12/18/12	2.0	Recompiled for 2012.4	
10/23/12	1.0	Initial Version.	

© Copyright 2013 Xilinx, Inc. All Rights Reserved.

XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.



Overview

- > Xilinx AC701 Board
- Software Requirements
- > AC701 Setup
- > AC701 BIST (Built-In Self Test)
- Compile AC701 BIST Design
- > Program AC701 with BIST Design
- > Run the LwIP Ethernet Design
- > References
 - IP Release Notes Guide <u>XTP025</u>



AC701 BIST Design Description

> Description

 The Built-In System Test (BIST) application uses an IPI MicroBlaze system to verify board functionality. A UART based terminal program interface offers users a menu of tests to run.

>Block Design Source

- RDF0220 AC701 BIST Design Files (2013.4 C) zip file
- Available through http://www.xilinx.com/ac701



AC701 BIST Design Description

Block Design IP

- Processor and Subsystems: MicroBlaze, MicroBlaze Debug Module (MDM), Local Memory Bus, LMB BRAM Controller, Block Memory Generator, Proc Sys Reset, AXI Interrupt Controller
- AXI Bus: AXI Interconnect, AXI Timer
- Memory: AXI BRAM Controller, MIG 7 Series, AXI DMA
- Peripherals: AXI Ethernet, AXI IIC, AXI GPIO, AXI UART 16550, XADC Wizard
- Other IP: Clocking Wizard, Constant, Concat, gte2_top
 - <u>Vivado Design Suite Tcl Command Reference Guide</u> (UG835)
 - Designing IP Subsystems Using IP Integrator (UG994)



Xilinx AC701 Board



EXILINX > ALL PROGRAMMABLE.

Vivado Software Requirements

> Xilinx Vivado Design Suite 2013.4, Design Edition + SDK

- Combined installer





- Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent) connector on the AC701 board
 - Connect this cable to your PC



- Connect a USB Type-A to Mini-B cable to the USB UART connector on the AC701 board
 - Connect this cable to your PC
 - Power on the AC701 board for UART Drivers Installation



> Install USB UART Drivers

- Go to http://www.silabs.com
- Search for Virtual port drivers

CP210x USB to UART Bridge Driver Installer				
	Completing the Installation of the CP210x USB to UART Bridge Driver			
	The drivers were successfully installed on this computer.			
	You can now connect your device to this computer. If your device came with instructions, please read them first.			
	Driver Name Status			
	Silicon Laboratories (sila Ready to use			
	< Back. Finish Cancel			



- > Reboot your PC if necessary
- Right-click on My Computer and select Properties
 - Select the Hardware tab
 - Click on Device Manager

System Prop	erties ?	×
System General	n Restore Automatic Updates Remote Computer Name Hardware Advanced	
Device M	Manager The Device Manager lists all the hardware devices installed on your computer. Use the Device Manager to change the properties of any device. Device Manager	
Drivers -	Driver Signing lets you make sure that installed drivers are compatible with Windows. Windows Update lets you set up how Windows connects to Windows Update for drivers. Driver Signing Windows Update	
Hardware	e Profiles	
\sim	Hardware profiles provide a way for you to set up and store different hardware configurations.	
	Hardware Profiles	
	OK Cancel Apply	



Expand the Ports Hardware

Right-click on Silicon Labs
 CP210x USB to UART
 Bridge and select Properties

🖳 Device Manager		
File Action View Help		
← → 🗉 🖆 😫 😫 🗮 🕿	8	
Image: Strategy of the series Image: Strategy of the series </td <td>gy - SOL (COM3) Update Driver Disable Uninstall Scan for hardware changes Properties</td> <td></td>	gy - SOL (COM3) Update Driver Disable Uninstall Scan for hardware changes Properties	
Opens property sheet for the current selection.		

EXILINX > ALL PROGRAMMABLE.

> Under Port Settings tab

Click Advanced

Advanced Settings for COM11

Receive Buffer: Low (1)

Transmit Buffer: Low (1)

COM Port Number: COM2

- Click Advanced	Silicon Labs CP210x USB to UART Bridge (COM11) Properties 🛛 🔋 🗙
- Set the COM Port to an open Com Port	General Port Settings Driver Details Power Management
setting from COM1 to COM4	Bits per second: 9600
	Data bits: 8
	Parity: None
	Stop bits: 1
ed Settings for COM11	Pow control: None
☑ Use FIFO buffers (requires 16550 compatible UART)	OK <u>Advanced</u> <u>R</u> estore Defaults
Select lower settings to correct connection problems. Select higher settings for faster performance.	Cancel
eceive Buffer: Low (1) High (14) (1	14)
ransmit Buffer: Low (1) High (16) (1	16) OK Cancel
I <u>P</u> ort Number: COM2	

Note: Presentation applies to the AC701

- Board Power must be on before starting <u>Tera Term</u>
- > Start the Terminal Program
 - Select your USB Com Port
 - Set the baud to 9600

💆 COM2:9600baud - Te	era Term VT			
File Edit Setup Contro	ol Window Resize Help			
	Tera Term: Serial port se	etup	×	
	Port:	СОМ2	ОК	
	<u>B</u> aud rate:	9600 💌		
	<u>D</u> ata:	8 bit 💌	Cancel	
	P <u>a</u> rity:	none 🔻		
	<u>S</u> top:	1 bit 💌	Help	
	Elow control:	none 💌		
	Transmit dela	y c <u>/c</u> har <mark>0 ms</mark>	ec/ <u>l</u> ine	•

Note: Presentation applies to the AC701

EXILINX > ALL PROGRAMMABLE.

> Unzip the RDF0220 - AC701 BIST Design Files (2013.4 C) zip file

Available through http://www.xilinx.com/ac701

🗐 WinZip Pro - rdf0220-ac701-bist-	c-2013-4.zip	
File Actions View Jobs Options He	elp	
🏷 🤣 💜 🐼 🚱 🔁 🌶	P &	
Name	Path	Modified 🔺
fileset.xml	ac701_bist\ac701_bist.data\constrs_1\	12/17/2013 4:55 PM
impl_1.psg	ac701_bist\ac701_bist.data\runs\	12/17/2013 4:58 PM
🧖 constrs_in.xml	ac701_bist\ac701_bist.data\runs\impl_1\	12/17/2013 4:58 PM
impl_1.psg	ac701_bist\ac701_bist.data\runs\impl_1\	12/17/2013 4:58 PM
🧖 runs.xml	ac701_bist\ac701_bist.data\runs\	12/17/2013 4:58 PM
🔊 synth_1.psg	ac701_bist\ac701_bist.data\runs\	12/17/2013 4:58 PM
🧖 constrs_in.xml	ac701_bist\ac701_bist.data\runs\synth_1\	12/17/2013 4:58 PM
🧟 sources.xml	ac701_bist\ac701_bist.data\runs\synth_1\	12/17/2013 4:58 PM
🔊 synth_1.psg	ac701_bist\ac701_bist.data\runs\synth_1\	12/17/2013 4:58 PM
🖉 fileset.xml	ac701_bist\ac701_bist.data\sim_1\	12/17/2013 4:55 PM
📝 fileset.xml	ac701_bist\ac701_bist.data\sources_1\	12/17/2013 5:57 PM
Selected 0 files, 0 bytes	Total 5236 files, 350,269KB	🖯 🛈 /i.



> Open a Vivado Tcl Shell:

Start \rightarrow All Programs \rightarrow Xilinx Design Tools \rightarrow Vivado 2013.4 \rightarrow Vivado 2013.4 Tcl Shell





- > Download the BIST bitstream
- > In the Vivado Tcl Shell type:

source C:/ac701_bist/ready_for_download/bist_download.tcl





> View initial BIST screen





> UART Test

- Type "1" to start the UART Test
- After each test, press any key to return to the main menu





> LED Test

- Type 2 to begin LED Test

> View Walking 1's pattern on GPIO LEDs

- Sequence repeats twice

📕 COM2:9600baud - Tera Term VT	_ 🗆 🗙
<u>File Edit Setup Control Window Help</u>	
Press any key to return to main menu Choose Feature to Test: 1: UART Test 2: LED Test 3: IIC Test 4: TIMER Test 5: ROTARY Test 6: SWITCH Test 7: LCD Test 8: DDR3 External Memory Test 9: BRAM Internal Memory Test A: ETHERNET Loopback Test B: BUTTON Test 0: Exit 2	
**************************************	T

> IIC Test

- Type 3 to begin IIC Test





> Timer Test

- Type 4 to begin Timer Test





> Rotary Test

- Type 5 to begin Rotary Test
- Turn the rotary switch (under the LCD) back and forth

📮 COM2:9600baud - Tera Term VT	<u>_ ×</u>
File Edit Setup Control Window Help	
8: DDR3 External Memory Test 9: BRAM Internal Memory Test A: ETHERNET Loopback Test B: BUTTON Test Ø: Exit 5	_

> GPIO Switch Test

- Set 4-position GPIO DIP Switch (SW2)
- Type 6 to begin GPIO Switch Test
 - Reads switch settings

📜 COM2:9600baud - Tera Term VT	
File Edit Setup Control Window Help	
Press any key to return to main menu Choose Feature to Test: 1: UART Test 2: LED Test 3: IIC Test 4: TIMER Test 5: ROTARY Test 6: SWITCH Test 7: LCD Test 8: DDR3 External Memory Test 9: BRAM Internal Memory Test A: ETHERNET Loopback Test B: BUTTON Test 0: Exit 6	
$x \times x \times$	

Data read from GPIO Input is 0x0	
Press any key to return to main menu	-

> LCD Test

- Type 7 to begin LCD Test

🖳 COM2:9600baud - Tera Term VT	
File Edit Setup Control Window Help	
5: ROTARY Test 6: SWITCH Test 7: LCD Test 8: DDR3 External Memory Test 9: BRAM Internal Memory Test A: ETHERNET Loopback Test B: BUTTON Test 0: Exit 7	

*** 0C701 – LCD Test **	

function set	
cursor mode	
entry mode Ustab balay lines on LCD	
Welcome to the	
AC701 Platform!	
Press any key to return to main menu	⊡



- > External Memory Test
 - Type 8 to begin External Memory Test





- > Internal Memory Test
 - Type 9 to begin BRAM Memory Test

📜 COM2:9600baud - Tera Term VT	
File Edit Setup Control Window Help	
Reading Test Complete Status = SUCCESS TEST1: Write all memory to ØxFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	•
TEST2: Testing for stuck together bank/row/col bits Clearing memory to zeros Writing and Reading Test Complete Status = SUCCESS	
TEST4: Testing for Inverse Data at Address Writing Reading Test Complete Status = SUCCESS	
Number of errors in this pass = 0	
AXI BRAM test iteration #1 has PASSED! Total number of errors for all iterations = 0 ### Program finished successfully ### Press any key to return to main menu	T



> Ethernet Test

Type A to begin AXI Ethernet Test





Button Test

– Type **B** to begin Button Test



📜 COM2:9600baud - Tera Term VT	_ 🗆 ×
File Edit Setup Control Window Help	
A: ETHERNET Loopback Test B: BUTTON Test Ø: Exit B	•

** AC701 - Button Test ** **********************************	
Press west button Press south button	
Press east button	
Press north button	
Press center button	
Press any button	
Press any key to return to main menu	•



XILINX > ALL PROGRAMMABLE.

Compile AC701 BIST Design

> Open Vivado

 $\textbf{Start} \rightarrow \textbf{All Programs} \rightarrow \textbf{Xilinx Design Tools} \rightarrow \textbf{Vivado 2013.4} \rightarrow \textbf{Vivado}$

Select Open Project



> Open the AC701 Design:

– <Design Name>\ac701_bist.xpr

🚴 ac701_bist - [C:/ac701_bist/ac701_bist.xpr] - Vivado 2013.4						
File Edit Flow Tools Window	Layout View Help		Q - Search commands			
🯄 🔁 100 UP 🐚 🍈 🗙 📎	🕨 🏷 🚳 💥 📡 🧔 🔚 Default Layout	- X & X	write_bitstream Complete			
Flow Navigator 🛛 🐇	Project Manager - ac701_bist		×			
🔍 🛣 🚔	Sources	_ 🗆 🖻 ×	∑ Project Summary × □ ∠ ×			
Project Manager	<t< th=""><th>(1)</th><th>Project Settings Project name: ac701_bist Product family: Artix-7</th></t<>	(1)	Project Settings Project name: ac701_bist Product family: Artix-7			
IP Catalog	Hierarchy IP Sources Libraries Compile Order		Project part: <u>Artix-7 AC701 Evaluation Platform (xc</u> Top module name: <u>system wrapper</u>			
 ▲ IP Integrator ∰ Create Block Design ➡ Open Block Design ➡ Generate Block Design 	Sources ♥ Templates Properties ← →	_ D & ×	Board Display name: Artix-7 AC701 Evaluation Platform Board name: xilinx.com:artix7:ac701:1.0			
 Simulation 	Desian Runs		_ D 12 ×			
🍪 Simulation Settings	Name Pr	art Constraints	Strategy			
🔍 Run Simulation		fbg676-2 constrs_1 fbg676-2 constrs_1	Vivado Synthesis Defaults (Vivado Synthesis 2013) synth_ Vivado Implementation Defaults (Vivado Implementation 2013) write_t			
 RTL Analysis ³Open Elaborated Design 	 ⇒ 					
Synthesis Synthesis Settings	Tcl Console O Messages Log B Rep	orts 🖄 Design Runs				

Note: Presentation applies to the AC701

The design is fully implemented; you can recompile, or export to SDK

- To recompile, right-click synth_1, select Reset Runs then Generate Bitstream



XILINX > ALL PROGRAMMABLE.

> Once done, both the Synthesis and Implementation will have green check marks

🝌 ac701_bist - [C:/ac701_bist/ac701_bist.xpr] - Vivado 2013.4						
File Edit Flow Tools Window L	ayout View Help			Q - Search commands		
🏄 😂 in 🕫 🐚 🐘 🗙 📎	🕨 🚵 🏀 💥 ∑ 🧔 🔚 Default La	yout 👻)	X & \[write_bitstream Complete		
Flow Navigator 🛛 🔍	Project Manager - ac701_bist			×		
🔍 🛣 🖨	Sources	-		∑ Project Summary × □ ∠* ×		
Project Manager Oright Settings Add Sources	Image: Sources (2) Image: System_wrapper (system_wrapper (system	rapper.v) (1)	-	Project Settings Project name: ac701_bist Product family: Artix-7		
IP Catalog	Hierarchy IP Sources Libraries Compile	: Order		Project part: <u>Artix-7 AC701 Evaluation Platform (xc</u> Top module name: <u>system wrapper</u>		
 IP Integrator Create Block Design Open Block Design Generate Block Design 	Sources ♥ Templates Properties ← → 100	-	0 0 ×	Board Display name: Artix-7 AC701 Evaluation Platform Board name: xilinx.com:artix7:ac701:1.0		
 Simulation 	Design Runs			L 12 ×		
🏀 Simulation Settings	Name	Part	Constraints	Strategy		
📖 Run Simulation	Synth_1 i√ impl_1	xc7a200tfbg676-2 xc7a200tfbg676-2	constrs_1 constrs_1	Vivado Synthesis Defaults (Vivado Synthesis 2013) synth_ Vivado Implementation Defaults (Vivado Implementation 2013) write_t		
 RTL Analysis ³Open Elaborated Design 			_			
Synthesis Synthesis Settings	Tcl Console Messages S Log	Reports 🛱 I	 Design Runs			

XILINX > ALL PROGRAMMABLE...

> The BIST Design has been implemented with IP Integrator (IPI)

> Click Open Block Design



Note: Presentation applies to the AC701

XILINX > ALL PROGRAMMABLE.

> All the IP Blocks used in the design can be seen in this view



Note: Presentation applies to the AC701

XILINX > ALL PROGRAMMABLE.
Compile AC701 BIST Design

> To export to SDK, the Block and Implemented designs must be open

Click Open Implemented Design



XILINX > ALL PROGRAMMABLE.

Analyze and constrain an Implemented Design

Compile AC701 BIST Design

> View Implemented Design



Note: Presentation applies to the AC701

Compile AC701 BIST Design

> Select File \rightarrow Export \rightarrow Export hardware for SDK...

> Select Launch SDK and click OK

	Open Recent Project	•	it.xpr] - Vīvado 2013.4	
	Open Example Project	•	View Help Qr Search commands	
	Save Project As		🕨 🕨 🐂 🧭 🐼 🔀 🔀 🖳 Default Layout 🚽 🖉 🔌 🔪 🔇 🛛 write_bitstream	Complete
	Write Project Tcl			
L	Archive Project		Nemented Design - xc/a200ttbgb/6-2 (active)	X
	Close Project		∑ Project Summary × ⊗ Device ×	вс×
ł.	Save Constraints	Ctrl+S		
	Save Constraints As			
	Close Implemented Design			
	Open Checkpoint		Export Hardware for SDK	×
	Open Recent Checkpoint	►		
	Write Checkpoint		Export hardware platform for SDK.	
	New IP Location		Options	
	Open IP Location		Source: 🚣 system.bd	-
	Open Recent IP Location	►	Export to: 🔂 <local project="" to=""></local>	-
	New File		₩orkspace: 🔂 <local project="" to=""></local>	-
	Open File	Ctrl+O	Export <u>H</u> ardware	
	Open Recent File	•	Export Hardware for SDK	
	Save All Files		Export Constraints	
5	Add Sources	Alt+A	Export Pblocks	
	Open Source File	Ctrl+N	Export IBIS Model	
	Import	•	Export I/O Ports	
	Export	•	Compared Bitstream File	
			IE SDK	

Note: Presentation applies to the AC701

Compile AC701 Software in SDK

> SDK Software Compile - Build ELF files in SDK

- Project builds automatically
- When done, close SDK and return to Vivado

💀 C/C++ - Xilinx SDK						
File Edit Source Refactor Navigate Sear	ch Run Project Xilinx Tools Window Help					
File Edit Source Refactor Navigate Sear Image: Source Image: Sou	ch Run Project Xilinx Tools Window Help					
E	Command Line: elfcheck -hw//hw_platform_0/system.xml -pe microblaze_0 bist_app.elf ELF file : bist_app.elf elfcheck passed. 'Finished building: bist_app.elf.elfcheck' ''' 06:57:58 Build Finished (took 7s.688ms)					
] e 🗹]] C^						

Select Add Sources

🝌 ac701_bist - [C:/ac701_bist/ac701_bist.xpr] - Vivado 2013.4						
File Edit Flow Tools Window	Layout View Help	Q - Search commands				
🏄 🔁 🖹 In 🕫 🖿 🐂 🗙	🛷 🔈 🕨 🔚 🖄 🥝 🍪 🐝 ∑ 🎼 Default Layout 💿 🗶 🔌 🦄	write_bitstream Complete				
Flow Navigator	Implemented Design - xc7a200tfbg676-2 (active)	×				
🔍 🔀 ⊜	Sources	_ 8 C ×				
Project Manager	Image: Second state sta					
 ▲ IP Integrator ∰ Create Block Design ➡ Open Block Design ♣ Generate Block Design 						
 Simulation Simulation Settings Run Simulation 						
 RTL Analysis R Open Elaborated Design 						
Synthesis Synthesis Settings	Hierarchy IP Sources Libraries Compile Order					
Specify and/or create source files to add	to the project					

XILINX > ALL PROGRAMMABLE.

> Select Add or Create Design Sources



Note: Presentation applies to the AC701

- >Add bist_app.elf and lwip_echo_server.elf from the SDK tree
- > Make sure Copy sources into project is deselected
- Click Finish

A 🙏	dd Souro	es ate Design Sourc	26			×
Au	Specify H your proj	DL and netlist files, or ect.	directories	containing HDL and netlist files, to add to your project. Create a n	new source file on disk and add it to	
	Index	Name	Library	Location		1
	1	hist ann elf	NI/A	Culac701 bist/ac701 bist sdk/SDK/SDK Export/bist app/Debug		
	2	lwip acho, server alf	N/A	C:/ac701_bist/ac701_bist.sdk/SDK/SDK_Export/wip_acho_se		
						* *
				Add Files Add Directories Create File.		
고 고 고	Scan and Copy <u>s</u> ou Add so <u>u</u> rd	add RTL include files in rces into projecti res from subdirectories	ito project			
				< <u>B</u> ack	Next > Einish Ca	ncel

Note: Presentation applies to the AC701

> Right-click on the Design and select Associate ELF Files...

🔈 ac701_bist - [C:/ac701_bist/ac701_bist.xpr] - Vivado 2013.4						
File Edit Flow Tools Window	File Edit Flow Tools Window Layout View Help			Q - Search commands		
🯄 🚵 🖹 😰 🖉 🖺 🗙	đ	ğ 🗞 🕨 🚵 🔚 🥥 🥝 🍪 🔀 互 🌀 🔚	<u>6</u>	Source Node Properties	Ctrl+E	write_bitstream Complete
Flow Navigator		Implemented Design - xc7a200tfbg676-2 (active)	•	Open File	Alt+O	×
Q 🔀 🚔		Sources		Replace File		_ & & ×
		🔍 🔀 😂 (2) 👔 🛃	0	Copy File Into Project		
Project Manager		E-B Design Sources (4)		Copy All Files Into Project	Alt+I	
Project Settings		system_wrapper (system_wrapper.v) (1)	×	Remove File from Project	Delete	
👌 Add Sources		ELF (2)		Enable File	Alt+Equals	
IP Catalog		bist_app.eir		Disable File	Alt+Minus	
		⊕ Configuration Files (1)		Move to Simulation Sources		
4 IP Integrator		Constraints (1)		Hierarchy Update	•	
Create Block Design		Emilia un sources (3)	ø	Refresh Hierarchy		
🚰 Open Block Design				IP Hierarchy	•	
🎨 Generate Block Design				Set as Top		
 Simulation 				Set Global Include		
6 Simulation Settings				Set as Out-of-Context Module		
📖 Run Simulation				Set Library	Alt+L	
				Set File Type		
 RTL Analysis 				Set Used In		
Open Elaborated Design				Edit Constrainte Sate		
4 Synthesis		Hierarchy IP Sources Libraries Compile Order		Edit Constituints Sets		
		😞 Sources [🕅 Netlist		Edit Simulation Sets		
ELE File Association				Associate ELF Files		
			8	Add Sources	Alt+A	

XILINX > ALL PROGRAMMABLE...

Click the button to the right; select the bist_app.elf then click OK twice



Select Generate Bitstream

- This creates a bitstream with the BIST ELF file



XILINX > ALL PROGRAMMABLE.

> Click Open Hardware Manager

🝌 ac701_bist - [C:/ac701_bist/ac70	1_bist.xpr] - Vivado 2013.4	
File Edit Flow Tools Window La	yout View Help	Q - Search commands
🯄 🔁 🖪 in 🕫 🖿 🐂 🗙 🏘 🤅	🕨 🕨 🚵 🖄 🧭 🍪 📡 🤪 🔚 Default Layout 💿 💌 🔌 🍟	write_bitstream Complete
Flow Navigator 🛛 🔍	Implemented Design - xc7a200tfbg676-2 (active)	×
🔍 🛣 ⊜	Sources	_ & C ×
 RTL Analysis RTL Analysis Open Elaborated Design Synthesis Synthesis Settings Run Synthesis Run Synthesis Pino Open Synthesized Desig 	Image: Second state of the second s	
 Program and Debug Bitstream Settings Generate Bitstream Open Hardware Manage 	Hierarchy IP Sources Libraries Compile Order	
퉳 Launch iMPACT 📄	& Sources Netlist	
Open the hardware program and debug ma	anager	.:

EXILINX > ALL PROGRAMMABLE.

> Click Open a new hardware target

🖕 ac701_bist - [C:/ac701_bist/ac701_bist.xpr] - Vivado 2013.4					
File Edit Flow Tools Window L	ayout View Help	Q- Search commands			
🏄 😂 in 🕫 🖺 🐘 🗙 🗞	🕨 🚵 🍪 💥 ∑ 🧔 🖳 Default Layout 🛛 👻 💥 🔌 🔭 🍳	write_bitstream Complete			
Flow Navigator 🛛 🔍	Hardware Manager - unconnected	×			
🔍 🛣 🚔	No hardware target is open. Open recent target Open a new hardware target				
	Hardware	_ ៩ ៥ ×			
RTL Analysis					
Open Elaborated Design	Name Status				
▲ Synthesis					
🔞 Synthesis Settings					
🗞 Run Synthesis					
👂 🔂 Open Synthesized Desig					
4 Implementation					
Maintoin Settings					
Run Implementation					
Implemented Design					
Program and Debug					
6 Bitstream Settings					
🚵 Generate Bitstream 🔛					
4 📕 Hardware Manager					
Dpen Target	Hardware 🖓 Templates				

EXILINX > ALL PROGRAMMABLE.

> Click Next



Note: Presentation applies to the AC701

> Click Next

🚴 Open New Hardware Target 🛛 🔀						
Vivado CSE Server Name	Vivado CSE Server Name					
Enter the host name and IP port of the Vivado CSE Server (vcse_server).						
Server name <host['nort]></host['nort]>	localbost:60001					
Server name knost[.port]>	Jocanost. 00001					
		< <u>B</u> ack	Next >	Einish	Cancel	

Note: Presentation applies to the AC701

> Click Next

🚴 Open New Hardware Target	<
Select Hardware Target	
Select a hardware target from the list of available targets on the Vivado CSE Server (vcse_server).	>
Hardware Targets	
Type Port ESN Image: symplect of the symplectic symplecti symplectic symplectic symplectic	
Hardware Devices	
Name ID Code IR Length	
Server: localhost:60001, Version: 20	
< <u>B</u> ack <u>Next</u> > <u>Finish</u> Cancel	

Note: Presentation applies to the AC701

> Set the FREQUENCY to 30000000 Hz (30 MHz) and click Next

🝌 Open New Hardware Target				×
Set Hardware Target Properties Set properties for the selected hardware target				2
DEVICE jsn-JtagSmt1-210203368146A TYPE xilinx_tcf				
	< <u>B</u> ack	<u>N</u> ext >	Finish	Cancel

Note: Presentation applies to the AC701

Click Finish



Note: Presentation applies to the AC701

> Select Program device $\rightarrow xc7a200t_0$

🝌 ac701_bist - [C:/ac701_bist/ac701_bist.xpr] - Vivado 2013.4					
File Edit Flow Tools Window Layout View Help					
🏄 🔁 🐼 💷 🐘 🗶 🗞	🕨 🏷 🚳 💥 ∑ 🇔 🔚 Default Layout 💿 🗶 🗞 🍾 🖏	write_bitstream Complete			
Flow Navigator	Hardware Manager - localhost/xilinx_tcf/Digilent/210203368146A	×			
🔍 🛣 🖨	There are no debug cores. Program device Refresh device				
	Hardware 📎 xc7a200t_0	_ 8 C ×			
 RTL Analysis RTL Analysis Coren Elaborated Design 					
	Name Status				
▲ Synthesis	Er localhost (1) Connected				
🏀 Synthesis Settings	□· □ ◊ xilinx_tcf/Digilent/210203368146A (1) Open				
📎 Run Synthesis	wot programmed				
Open Synthesized Desig					
▲ Implementation					
🏀 Implementation Settings					
Run Implementation					
Implemented Design					
Program and Debug					
🚳 Bitstream Settings					
🔚 Generate Bitstream 💻					
4 🦉 Hardware Manager					
💕 Open Target 🔲	Hardware 🖓 Templates				
-7=200t 0					

Note: Presentation applies to the AC701

- > Program Device defaults to impl_1 bitstream
- > Click Program

🚴 Program Device	×
Select bitstream file for device xc7a200t_0.	
Device xc7a200t_0 -	
Bitstream file: C:/ac701_bist/ac701_bist.runs/impl_1/system_wrapper.bit	×
	OK Cancel



> BIST Application runs in the terminal window





> Close the Server

- Closing the localhost server allows access by a different Vivado instance

🖕 ac701_bist - [C:/ac701_bist/ac701_bist.xpr] - Vivado 2013.4							
File Edit Flow Tools Window	La	yout View Help				Q-	Search commands
🯄 😂 🐼 💷 🖹 🛍 🗙 🗞	>	🕨 🐮 🊳 💥 ∑ 🎲 🔚 Default Layout	*	X	🔅 🕺 🌾		write_bitstream Complete
Flow Navigator 🛛 🔍	low Navigator « Hardware Manager - localhost/xilinx_tcf/Digilent/210203368146A ×						×
Q 🔀 🖨		(i) There are no debug cores. Program device R	efresh device	1			
Open Elaborated Design	P By Open Claborated Design						_ 8 C ×
 Synthesis 		🔍 🔀 🖨 🛃 🕨 🕨 🔳					
🍪 Synthesis Settings		Name	Status				
🔈 Run Synthesis		□ Iocalhost (1)	Connected		Hardware Server Properties	CHILE	
Den Synthesized Desig			Programmed		Defrech Server	Carrie	
4 Implementation				4	Close Server		
The section of the se			l		Evport to Spreadsheet		
Run Implementation			L				
Implemented Design							
Program and Debug							
🏀 Bitstream Settings							
🔚 Generate Bitstream							
4 🖉 Hardware Manager							
📄 Open Target							
💣 Program Device 🚽							
🛞 Launch iMPACT 📃		Hardware 🖓 Templates					
Close bardware server				_			

EXILINX > ALL PROGRAMMABLE.

- > Repeat this process using Tcl scripts
- > Open a Vivado Tcl shell and type:

source C:/ac701_bist/ready_for_download/make_download_files.tcl

This script uses Tcl commands to add the ELF files to the BIST project, then generate both the BIST and LwIP bitstreams





- Download the BIST bitstream
- > In the Vivado Tcl Shell type:

source C:/ac701_bist/ready_for_download/bist_download.tcl

- 🗆 × Vivado 2013.4 Tcl Shell - C:\Xilinx\Vivado\2013.4\.\bin\vivado.bat -mode tcl INFO: [Drc 23-27] Running DRC with 2 threads INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings, 1 Advisories INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more info rmation. Generating merged BMM file for the design top 'system_wrapper'... INFO: [Memdata 28-144] Successfully_populated_the_BRAM_INIT strings from the fol lowing elf files: C:/ac701_bist/ac701_bist.sdk/SDK/SDK_Export/lwip_echo_server/D ebug/Ĭwip_echo_server.elf C:/ac701_bist/ac701_bist.sdk/SDK/SDK_Export/lwip_echo_ server/Debug/lwip_echo_server.elf Loading data files... Loading site data... Loading route data... Processing options... Creating bitmap... Creating bitstream... Writing bitstream C:/ac701_bist/ready_for_download/lwip_echo_server.bit... INFO: [Vivado 12-1842] Bitgen Completed Successfully. INFO: [Common 17-83] Releasing license: Implementation write_bitstream: Time (s): cpu = 00:02:00 ; elapsed = 00:01:54 . Memory (MB): pe ak = 1908.590 ; gain = 9.203 # remove_files {Č:/ac701_bist/ac701_bist.sdk/SDK_Export/lwip_echo_server/Deb ug/lwip_echo_server.elf} # close_project Vivado% source C:/ac701_bist/ready_for_download/bist_download.tcl

> BIST Application runs in the terminal window





> Connect a Ethernet cable to the AC701

Connect this cable to your PC

AC701 Setup

- Not shown, the UART should be connected

- > From the Windows Control Panel, open Network Connections
- > Right-click on the Gigabit Ethernet Adapter and select Properties

🗞 Network Connections					
File Edit View Favorites Tools Advanced Help					
🕞 Back 🗸 💮 🖌 🏂 Search 🖗 Folders 🛛 🎼 🧊 🗙 🌱 🏢 -					
Address 🗞 Network Connections 💽 🔁 Go					
Name	Туре	•	Status	Device Name	
LAN or High-Speed Inte	rnet				
Local Area Connection Local Area Connection 2 Local Area Connection 2 Local Area Connection Wizard	LAN Disable Status Repair	or High-Speed Internet or High-Speed Internet High-Speed Internet	Connected Connected Connected	3Com EtherLink XL 10/100 PCI TX NIC (3C905B-TX) Intel(R) 82567LM-3 Gigabit Network Connection 1394 Net Adapter	
New Connection Wizard	Bridge Connections Create Shortcut Delete Rename Properties				
View or change settings for this connection, such as adapter, protocol, or modem configuration settings.					



> Click Configure

- Set the Media Type to Auto for 1 Gbps then click OK

Local Area Connection 2 Properties	1	Intel(R) 82567LM-3 Gigabit Network (Connection Properties
General Advanced		General Advanced Driver Resource	s Power Management
Connect using: Intel(R) 82567LM-3 Gigabit Network		The following properties are available for the property you want to change on the on the right.	this network adapter. Click eft, and then select its value
This connection uses the following items: Image: Client for Microsoft Networks Image: Client for Micr		Property: Flow Control Link Speed & Duplex Priority & VLAN Wake on Link Settings Wake on Settings	Value: Auto Negotiation 1.0 Gbps Full Duplex 10 Mbps Full Duplex 10 Mbps Half Duplex 100 Mbps Full Duplex 100 Mbps Half Duplex Auto Negotiation
Allows your computer to access resources on a Microsoft network. Show icon in notification area when connected Notify me when this connection has limited or no connectivity			
OK Cancel			OK Cancel

Note: Presentation applies to the AC701

€ XILINX > ALL PROGRAMMABLE.

X

- > Reopen the properties after the last step
- > Set your host (PC) to this IP Address:

Local Area Connection 2 Properties
General Advanced
Connect using:
Intel(R) 82567LM-3 Gigabit Network <u>C</u> onfigure
This connection uses the following items:
 Client for Microsoft Networks File and Printer Sharing for Microsoft Networks QoS Packet Scheduler Internet Protocol (TCP/IP)
I <u>n</u> stall Uninstall Properties
Description Transmission Control Protocol/Internet Protocol. The default wide area network protocol that provides communication across diverse interconnected networks.
 Show icon in notification area when connected Notify me when this connection has limited or no connectivity
OK Cancel

nternet Protocol (TCP/IP) Properti	es <u>? ×</u>				
General					
You can get IP settings assigned auto this capability. Otherwise, you need to the appropriate IP settings.	matically if your network supports ask your network administrator for				
O Obtain an IP address automatically					
Use the following IP address:					
<u>I</u> P address:	192.168.1.2				
S <u>u</u> bnet mask:	255.255.255.0				
<u>D</u> efault gateway:					
C Obtain DNS server address automatically					
Use the following DNS server addresses:					
Preferred DNS server:					
Alternate DNS server:					
	Ad <u>v</u> anced				
	OK Cancel				

Note: Presentation applies to the AC701

- Download the LwIP bitstream
- > In the Vivado Tcl Shell type:

source C:/ac701_bist/ready_for_download/lwip_download.tcl





> View LwIP echo server screen

COM2:9600baud - Tera Term VT

File Edit Setup Control Window Help

-----lwIP TCP echo server ----ICP packets sent to port 6001 will be echoed back
Board IP: 192.168.1.10
Netmask : 225.255.00
Gateway : 192.168.1.1
Start PHY autonegotiation
Waiting for PHY to complete autonegotiation.
autonegotiated link speed: 1000
ICP echo server started @ port 7



- From a DOS window on the PC Host, enter the command: ping 192.168.1.10
 - Ping from PC host 192.168.1.2 to AC701 target 192.168.1.10







References

> IP Integrator Documentation

- Vivado Design Suite Tcl Command Reference Guide
 - <u>http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_3/ug835-vivado-tcl-commands.pdf</u>
- Designing IP Subsystems Using IP Integrator
 - <u>http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_3/</u> ug994-vivado-ip-subsystems.pdf
- IP Release Notes Guide
 - http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf
- > 7 Series Configuration
 - 7 Series FPGAs Configuration User Guide
 - <u>http://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf</u>



Documentation
Documentation

> Artix-7

- Artix-7 FPGA Family
 - http://www.xilinx.com/products/silicon-devices/fpga/artix-7/index.htm
- Design Advisory Master Answer Record for Artix-7 FPGAs
 - <u>http://www.xilinx.com/support/answers/51456.htm</u>

> AC701 Documentation

- Artix-7 FPGA AC701 Evaluation Kit
 - <u>http://www.xilinx.com/products/boards-and-kits/EK-A7-AC701-G.htm</u>
- AC701 Getting Started Guide
 - <u>http://www.xilinx.com/support/documentation/boards_and_kits/ac701/2013_2/ug967-ac701-eval-kit-getting-started.pdf</u>
- AC701 User Guide
 - <u>http://www.xilinx.com/support/documentation/boards_and_kits/ac701/ug952-ac701-a7-eval-bd.pdf</u>

