





## Xilinx Prototype Platforms User Guide for Virtex and Virtex-E Series FPGAs

DS020 (v1.1) December 9, 1999



 XILINX, XACT, XC2064, XC3090, XC4005, XC-DS501, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Plus Logic, Plustran, P+, Timing Wizard, and TRACE are registered trademarks of Xilinx, Inc.

All XC-prefix product designations, XACTstep, XACTstep Advanced, XACTstep Foundry, XACT-Floorplanner, XACT-Performance, XAPP, XAM, X-BLOX, X-BLOX plus, XChecker, XDM, XDS, XEPLD, XPP, XSI, Foundation Series, BITA, Configurable Logic Cell, CLC, Dual Block, FastCLK, FastCONNECT, FastFLASH, FastMap, HardWire, LCA, Logic Cell, LogiCore, LogicProfessor, MicroVia, PLUSASM, PowerGuide, PowerMaze, Select-RAM, SMARTswitch, TrueMap, UIM, VectorMaze, VersaBlock, VersaRing, Spartan, Spartan-XL and ZERO+ are trademarks of Xilinx, Inc.

The Programmable Logic Company and The Programmable Gate Array Company are service marks of Xilinx, Inc.

All other trademarks are the property of their respective owners.

Xilinx does not assume any liability arising out of the application or use of any product described or shown herein; nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others. Xilinx reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx will not assume responsibility for the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx devices and products are protected under one or more of the following U.S. Patents: 4,642,487; 4,695,740; 4,706,216; 4,713,557; 4,746,822; 4,750,155; 4,758,985; 4,820,937; 4,821,233; 4,835,418; 4,853,626; 4,855,619; 4,855,669; 4,902,910; 4,940,909; 4,967,107; 5,012,135; 5,023,606; 5,028,821; 5,047,710; 5,068,603; 5,140,193; 5,148,390; 5,155,432; 5,166,858; 5,224,056; 5,243,238; 5,245,277; 5,267,187; 5,291,079; 5,295,090; 5,302,866; 5,319,252; 5,319,254; 5,321,704; 5,329,174; 5,329,181; 5,331,220; 5,331,226; 5,332,929; 5,337,255; 5,343,406; 5,349,248; 5,349,249; 5,349,250; 5,349,691; 5,357,153; 5,360,747; 5,361,229; 5,362,999; 5,365,125; 5,367,207; 5,386,154; 5,394,104; 5,399,924; 5,399,925; 5,410,189; 5,410,194; 5,414,377; 5,422,833; 5,426,378; 5,426,379; 5,430,687; 5,432,719; 5,448,181; 5,448,493; 5,450,021; 5,450,022; 5,453,706; 5,466,117; 5,469,003; 5,475,253; 5,477,414; 5,481,206; 5,483,478; 5,486,707; 5,486,776; 5,488,316; 5,489,858; 5,489,866; 5,491,353; 5,495,196; 5,498,979; 5,498,989; 5,499,192; 5,500,608; 5,500,609; 5,502,000; 5,502,440; RE 34,363, RE 34,444, and RE 34,808. Other U.S. and foreign patents pending. Xilinx, Inc. does not represent that devices shown or products described herein are free from patent infringement or from any other third party right. Xilinx assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited.

Copyright 1999 Xilinx, Inc. All Rights Reserved.

---

## Table of Contents

Package Contents .....	1
CDROM Contents.....	1
Introduction.....	3
Block Diagram .....	4
Detailed Description .....	5
Example Design .....	7
APPENDIX A.....	9



## Package Contents

- Xilinx Prototype Board
- Prototype Board User Guide
- PROM Removal Tool
- Device Vacuum Tool
- BNC to SMB or BNC to Header Pin Adapter
- Headers for Test Points
- CDROM

## CDROM Contents

The CDROM contains documentation for all Xilinx Prototype boards including the following:

- The User Guide in .pdf format.
- An example design "demo" that flashes the on-board LED. This design includes the Verilog source, demo.v, synthesized using FPGA Express.
- A .bit file and a .mcs file for each part type supported by the board.
- Full schematics of the board in both .pdf format and in ViewDraw schematic capture format.
- The PC board layout in Pads PCB format.
- The gerber files for the PC board (\*.pho). There are many free or shareware gerber file viewers available on the web for viewing and printing these files.



## Introduction

The traditional approach to experimenting with new devices involving wiring together some ICs on a breadboard is fast becoming impractical and ineffective. Instead, designers using new high-density devices need custom PC boards representing a substantial investment of time and money.

Prototype boards from device manufacturers can meet this demand for experimentation while eliminating the expense and time involved with custom PC boards. Additionally, such prototype boards facilitate the understanding and advantages of new device features.

The Xilinx Prototype board allows experimentation with Virtex™ devices prior to committing to using them for specific applications. It allows designers to try Virtex features such as block RAM, DLLs, and the SelectI/O™ resource, with an off-the-shelf resource. The Xilinx Prototype board also facilitates learning the entire design flow from schematic capture or HDL to programming and verification of designs.


The Xilinx Prototype board has the following features.

- Independently switched  $V_{CCINT}$  and  $V_{CCO}$  power supply jacks.
- Selectable  $V_{CCO}$  for each SelectI/O™ bank.
- Virtex configuration port for use with MultiLinX™ or Xchecker cable.
- Selectable mode pins.
- Every GCLK (Global CLock) input has an available oscillator socket with enable pin.
- Power indicator LED.
- 44-pin, PLCC PROM socket for master serial configuration.
- JTAG port for reprogramming the XC1800 series re-configurable PROMs.

The kit contains headers that may be soldered on to the breakout area if desired.

The headers are useful with certain types of oscilloscope probes, connecting function generators, or when wiring pins to the prototype area.


# Block Diagram



xAFX\_01\_101199

**Figure 1: Block Diagram of Xilinx Prototype Board**

## Detailed Description



**Figure 2: Detailed Description of Xilinx Prototype Board Components**

### 1. Power Supply Jacks

The board has four power supply jacks labeled  $V_{CCINT}$ , 3.3V,  $V_{AUX}$ , and GND. The  $V_{CCINT}$  jack supplies the Virtex device core. Consult the Xilinx data book for maximum  $V_{CCINT}$  voltage for the device you are using. The 3.3V supply supplies power to the on-board configuration PROM, the four oscillators, and to all pins marked 3.3V including the Virtex Port, the prototyping area, and the  $V_{CCO}$  Supply Jumpers.

### 2. Power Switch

A power switch connects the  $V_{CCINT}$  and 3.3V supply jacks to the board. It does not switch  $V_{AUX}$  or GND. A green LED indicates power to the device core when  $V_{CCINT}$  is 2.0V or higher.

### 3. DUT Socket

Failure to properly orient the device using the Pin 1 indicator on the board when inserting may damage the device. To avoid pin damage, always use the vacuum tool provided when inserting or removing the Virtex device.

**WARNING: WITH BGA PACKAGES, DO NOT APPLY PRESSURE TO THE DEVICE WHILE ACTIVATING THE VACUUM TOOL LEVER!** Doing so may damage the socket and/or the device.

### 4. Pin Breakout

The pin breakout area is used to monitor or apply signals to each of the device pins. Each pin has an adjacent ground pin for ease of use.

### 5. PROM socket, PROM port, and Reset Switch

The SPROM socket may be used to configure the Virtex device in master serial mode. The socket accepts XC1700 and XC1800 series configuration PROMs in PC44 packages. The PROM port may be used to reprogram an XC1800 series PROM via JTAG. Depressing the reset switch causes the PROGRAM pin on the FPGA to short to ground reconfiguring the FPGA. The reset polarity low option must be selected when programming the configuration PROM.

### 6. Virtex Port

The Virtex Port is used to connect a MultiLinx or download cable to the board. This port supports all Virtex device configuration modes.

### 7. Mode Pin Jumpers

The M0, M1, and M2 jumpers short the mode pins to ground to select the configuration mode desired. The FPGA provides a weak pull-up on each mode pin that pulls the pin High when the jumper is removed.

### 8. $V_{CCO}$ Supply Jumpers

Virtex series devices have eight SelectI/O banks, each with a  $V_{CCO}$  supply (only one for the PQ package).  $V_{CCO}$  supply jumpers connect each bank to one of the three on-board supplies:  $V_{CCINT}$ , 3.3V, or  $V_{AUX}$ . These jumpers must be installed for the Virtex device to function normally. Each bank, labeled 0 through 7 above the headers, can be connected to the 3.3V,  $V_{CCINT}$  or  $V_{AUX}$  supply.

### 9. GCLK Oscillators and Jumpers

The board has four crystal oscillator sockets, one for each GCLK. Some Xilinx Prototype boards accommodate both half-size and full-size oscillators; earlier versions only accommodate half-size oscillators. There are jumper sockets next to each oscillator marked "enable" to control the output enable pin on the oscillator. When the jumper is installed, the enable pin is pulled High. If not installed, the enable pin is Low.

Some prototype boards have jumper sockets to select oscillator supply, allowing the oscillator connection to be 3.3V or  $V_{AUX}$ . A jumper must be installed for the oscillator to function. Without this feature, the oscillator power is 3.3V.

Some boards have an SMB-type connector for each GCLK pin. With such boards, the kit contains a BNC to SMB 50  $\Omega$  cable. When the SMB connector is used, there is space for

user-installed termination resistors near the GCLK pins. For details about the termination resistors, please reference the schematics included on the accompanying CD.

#### 10. User LEDs

There are four-user defined LEDs on the board. The LED in the bottom right portion of the prototyping area is a dedicated LED connected to a Virtex device pin. The pin number appears next to the LED. There is a test point associated with each LED. When this point is pulled Low, the LED turns on.

#### 11. DONE LED

The LED located next to the Virtex port indicates the status of the DONE pin. This LED turns on when DONE is High and turns off when DONE is Low. If power is applied to the board without a part in the socket, the LED also turns on.

#### 12. Prototyping Area

The prototyping area accommodates 0.10" spaced ICs.  $V_{CCINT}$ , 3.3V, and  $V_{AUX}$  power supplies are accessed through the centered headers available in the prototyping area.

## Example Design

The CD-ROM includes an example design that can be downloaded to a Virtex device on the prototyping board. This design causes the LED in the lower-right prototype area to flash.

Follow this procedure to download the demo design:

1. Place the power switch on the Xilinx Prototype board in the off position.
2. Connect one power supply to the  $V_{CCINT}$  jack and another power supply to the 3.3V jack. Set the  $V_{CCINT}$  supply to the recommended  $V_{CCINT}$  voltage for the Virtex part you are using. Set the 3.3V supply to 3.3V.
3. Connect a MultiLinx or X-Checker cable to the Virtex port on the Xilinx Prototype board. See Appendix A to determine the correct wire connections.
4. Insert the included oscillator in the GCLK0 oscillator socket, being careful to observe the pin 1 indicator on the oscillator and on the Xilinx Prototype board.
5. Insert a jumper on the Enable pin for GCLK0.
6. Using the supplied jumpers, connect each  $V_{CCO}$  bank to the 3.3V supply.
7. Install or remove the mode pin jumpers to select the proper configuration mode. See Appendix A for mode pins settings.

8. Turn on the board and download the bit stream. The bit stream is located on the CD in the file `\board_part_num\designs\demo\vortex_part_num\demo_par.bit`.

Replace `board_part_num` with the board part number and `vortex_part_num` with the Virtex part number. The board part number is on the back of the board.

Download example: `\hw-afx-pq240-100\designs\demo\xcv300\demo_par.bit`

When the bit stream is downloaded correctly, the DONE indicator LED turns on and the LED in the prototype area flashes.

## APPENDIX A MultiLinx™ Connections

The following tables show the cable connections between the MultiLinx cable and the Xilinx Prototype Board for each of the supported configuration modes. Also shown are the mode pin settings for the mode pins on the board. The mode pins are shown in the order of M2, M1, and M0. A '1' indicates the jumper is removed, a '0' indicates the jumper is installed.

**Table 1: Slave Serial Mode; Mode Pins: 111 or 011**

MultiLinx Cable	Prototype Board
PWR	3.3V
GND	GND
CCLK	CCLK
DONE	DONE
DIN	D0
PROG	PROG
INIT	INIT

**Table 2: Select Map Mode; Mode Pins: 110 or 010**

MultiLinx Cable	Prototype Board
PWR	3.3V
GND	GND
CCLK	CCLK
DONE	DONE
PROG	PROG
INIT	INIT
CS	CS
RS(RDWR)	RW
RDY/BUSY	DOUT/BUSY
DO	DO
D1	D1
D2	D2
D3	D3
D4	D4
D5	D5
D6	D6
D7	D7

**Table 3: Boundary-scan Mode; Mode Pins: 101 or 001**

MultiLinx Cable	Prototype Board
PWR	3.3V
GND	GND
CCLK	CCLK
DONE	DONE
DIN	D0
PROG	PROG
INIT	INIT

**Master-serial Mode; Mode Pins: 000 or 100**

The MultiLinx cable does not support master-serial mode. To configure in master-serial mode, install a pre-programmed Xilinx serial configuration PROM (XC1700 series) in the PC44 socket on the board.



Manufacturing Part Number:

0401852



The Programmable Logic Company<sup>SM</sup>

Corporate Headquarters  
Xilinx, Inc.  
2100 Logic Drive  
San Jose, CA 95124  
Tel: 408-559-7778  
Fax: 408-559-7114  
Web: [www.xilinx.com](http://www.xilinx.com)

European Headquarters  
Xilinx, Ltd.  
Benchmark House  
203 Brooklands Road  
Weybridge  
Surrey KT13 ORH  
United Kingdom  
Tel: (44) 1-932-349-401  
Fax: (44) 1-932-349-499  
E-mail: [ukhelp@xilinx.com](mailto:ukhelp@xilinx.com)

Japan  
Xilinx, K.K.  
Shinjuku Square Tower 18F  
6-22-1 Nishi-Shinjuku  
Shinjuku-ku, Tokyo  
163-1118, Japan  
Tel: (81) 3-5321-7711  
Fax: (81) 3-5321-7765  
Web: [www.xilinx.co.jp](http://www.xilinx.co.jp)

Hong Kong  
Xilinx Asia Pacific  
Unit No. 4312, Tower 2  
Metroplaza  
Hing Fong Road  
Kwai Fong, N.T.  
Hong Kong  
Tel: (852) 2-424-5200  
Fax: (852) 2-494-7159  
E-mail: [hongkong@xilinx.com](mailto:hongkong@xilinx.com)

©1999, Xilinx, Inc. All rights reserved. The Xilinx name and the Xilinx logo are registered trademarks, Alliance Series, AllianceCORE, BaseBlox, Foundation Series, CORE Generator, LogiCORE, SelectRAM+, SelectI/O, SelectI/O+, Smart-IP, SelectLink, The Real-PCI 64/66, True Dual-Port, Virtex, and Xilinx iDT are trademarks, and The Programmable Logic Company is a service mark of Xilinx, Inc. All other trademarks and registered trademarks are the property of their respective owners.