Virtex-5 FPGA Electrical Characteristics

Virtex®-5 FPGAs are available in -3, -2, -1 speed grades, with -3 having the highest performance. Virtex-5 FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This Virtex-5 FPGA data sheet, part of an overall set of documentation on the Virtex-5 family of FPGAs, is available on the Xilinx website:

Virtex-5 FPGA DC Characteristics

Table 1: Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CCINT}$</td>
<td>Internal supply voltage relative to GND</td>
<td>–0.5 to 1.1 V</td>
</tr>
<tr>
<td>$V_{CCAUX}$</td>
<td>Auxiliary supply voltage relative to GND</td>
<td>–0.5 to 3.0 V</td>
</tr>
<tr>
<td>$V_{CCO}$</td>
<td>Output drivers supply voltage relative to GND</td>
<td>–0.5 to 3.75 V</td>
</tr>
<tr>
<td>$V_{BATT}$</td>
<td>Key memory battery backup supply</td>
<td>–0.5 to 4.05 V</td>
</tr>
<tr>
<td>$V_{REF}$</td>
<td>Input reference voltage</td>
<td>–0.5 to 3.75 V</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>3.3V I/O input voltage relative to GND(3) (user and dedicated I/Os)</td>
<td>–0.75 to 4.05 V</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>3.3V I/O input voltage relative to GND (restricted to maximum of 100 user I/Os)(5)</td>
<td>–0.95 to 4.4 V (Commercial Temperature)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>–0.85 to 4.3 V (Industrial Temperature)</td>
</tr>
<tr>
<td>$I_{IN}$</td>
<td>Current applied to an I/O pin, powered or unpowered</td>
<td>±100 mA</td>
</tr>
<tr>
<td></td>
<td>Total current applied to all I/O pins, powered or unpowered</td>
<td>±100 mA</td>
</tr>
<tr>
<td>$V_{TS}$</td>
<td>Voltage applied to 3-state 3.3V output(6) (user and dedicated I/Os)</td>
<td>–0.75 to 4.05 V</td>
</tr>
<tr>
<td></td>
<td>Voltage applied to 3-state 2.5V or below output (user and dedicated I/Os)</td>
<td>–0.75 to $V_{CCO} + 0.5$ V</td>
</tr>
<tr>
<td>$T_{STG}$</td>
<td>Storage temperature (ambient)</td>
<td>–65 to 150 °C</td>
</tr>
<tr>
<td>$T_{SOL}$</td>
<td>Maximum soldering temperature(2)</td>
<td>+220 °C</td>
</tr>
<tr>
<td>$T_{J}$</td>
<td>Maximum junction temperature(2)</td>
<td>+125 °C</td>
</tr>
</tbody>
</table>

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
3. 3.3V I/O absolute maximum limit applied to DC and AC signals.
5. For more flexibility in specific designs, a maximum of 100 user I/Os can be stressed beyond the normal specification for no more than 20% of a data period.
### Table 2: Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Temperature Range</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CCINT}$</td>
<td>Internal supply voltage relative to GND, $T_J = 0^\circ C$ to $+85^\circ C$</td>
<td>Commercial</td>
<td>0.95</td>
<td>1.05</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Internal supply voltage relative to GND, $T_J = -40^\circ C$ to $+100^\circ C$</td>
<td>Industrial</td>
<td>0.95</td>
<td>1.05</td>
<td>V</td>
</tr>
<tr>
<td>$V_{CCAUX}(1)$</td>
<td>Auxiliary supply voltage relative to GND, $T_J = 0^\circ C$ to $+85^\circ C$</td>
<td>Commercial</td>
<td>2.375</td>
<td>2.625</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Auxiliary supply voltage relative to GND, $T_J = -40^\circ C$ to $+100^\circ C$</td>
<td>Industrial</td>
<td>2.375</td>
<td>2.625</td>
<td>V</td>
</tr>
<tr>
<td>$V_{CCO}(2,4,5)$</td>
<td>Supply voltage relative to GND, $T_J = 0^\circ C$ to $+85^\circ C$</td>
<td>Commercial</td>
<td>1.14</td>
<td>3.45</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Supply voltage relative to GND, $T_J = -40^\circ C$ to $+100^\circ C$</td>
<td>Industrial</td>
<td>1.14</td>
<td>3.45</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>3.3V supply voltage relative to GND, $T_J = 0^\circ C$ to $+85^\circ C$</td>
<td>Commercial</td>
<td>GND – 0.20</td>
<td>3.45</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>3.3V supply voltage relative to GND, $T_J = -40^\circ C$ to $+100^\circ C$</td>
<td>Industrial</td>
<td>GND – 0.20</td>
<td>3.45</td>
<td>V</td>
</tr>
<tr>
<td>$I_{IN}(6)$</td>
<td>Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode</td>
<td>Commercial</td>
<td>10 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Industrial</td>
<td>10 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{BATT}(3)$</td>
<td>Battery voltage relative to GND, $T_J = 0^\circ C$ to $+85^\circ C$</td>
<td>Commercial</td>
<td>1.0</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Battery voltage relative to GND, $T_J = -40^\circ C$ to $+100^\circ C$</td>
<td>Industrial</td>
<td>1.0</td>
<td>3.6</td>
<td>V</td>
</tr>
</tbody>
</table>

**Notes:**
1. Recommended maximum voltage drop for $V_{CCAUX}$ is 10 mV/ms.
2. Configuration data is retained even if $V_{CCO}$ drops to 0V.
3. $V_{BATT}$ is required only when using bitstream encryption. If battery is not used, connect $V_{BATT}$ to either ground or $V_{CCAUX}$.
4. Includes $V_{CCO}$ of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5. The configuration supply voltage $V_{CC_CONFIG}$ is also known as $V_{CCO_0}$.
6. A total of 100 mA per bank should not be exceeded.

### Table 3: DC Characteristics Over Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Data Rate</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DRINT}$</td>
<td>Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)</td>
<td>0.75</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DRI}$</td>
<td>Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)</td>
<td>2.0</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{REF}$</td>
<td>$V_{REF}$ leakage current per pin</td>
<td>10 µA</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{L}$</td>
<td>Input or output leakage current per pin (sample-tested)</td>
<td>10 µA</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$C_{IN}$</td>
<td>Input capacitance (sample-tested)</td>
<td>8 pF</td>
<td></td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>$I_{RPU}(1)$</td>
<td>Pad pull-up (when selected) @ $V_{IN} = 0V, V_{CCO} = 3.3V$</td>
<td>20 µA</td>
<td>150 µA</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>Pad pull-up (when selected) @ $V_{IN} = 0V, V_{CCO} = 2.5V$</td>
<td>10 µA</td>
<td>90 µA</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>Pad pull-up (when selected) @ $V_{IN} = 0V, V_{CCO} = 1.8V$</td>
<td>5 µA</td>
<td>45 µA</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>Pad pull-up (when selected) @ $V_{IN} = 0V, V_{CCO} = 1.5V$</td>
<td>3 µA</td>
<td>30 µA</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>Pad pull-up (when selected) @ $V_{IN} = 0V, V_{CCO} = 1.2V$</td>
<td>2 µA</td>
<td>15 µA</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{RPD}(1)$</td>
<td>Pad pull-down (when selected) @ $V_{IN} = 2.5V$</td>
<td>5 µA</td>
<td>110 µA</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{BATT}(2)$</td>
<td>Battery supply current</td>
<td>150 nA</td>
<td></td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>$n$</td>
<td>Temperature diode ideality factor</td>
<td>1.0002</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$r$</td>
<td>Series resistance</td>
<td>5.0 Ω</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
1. Typical values are specified at nominal voltage, 25°C.
2. Maximum value specified for worst case process at 25°C.
Important Note

Typical values for quiescent supply current are now specified at nominal voltage, 85°C junction temperatures (Tj). Xilinx recommends analyzing static power consumption at Tj = 85°C because the majority of designs operate near the high end of the commercial temperature range. Data sheets for older products (e.g., Virtex-4 devices) still specify typical quiescent supply current at Tj = 25°C. Quiescent supply current is specified by speed grade for Virtex-5 devices. Use the XPOWER™ Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate static power consumption for conditions other than those specified in Table 4.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed and Temperature Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3 (C)</td>
<td>-2 (C &amp; I)</td>
</tr>
<tr>
<td>ICCINTQ</td>
<td>Quiescent VCCINT supply current</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>406</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>480</td>
<td>480</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>507</td>
<td>507</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>651</td>
<td>651</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>689</td>
<td>689</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>1072</td>
<td>1072</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>1115</td>
<td>1115</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>1391</td>
<td>1391</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>1448</td>
<td>1448</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>2615</td>
<td>2615</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>2674</td>
<td>2674</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>2783</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>2844</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>4193</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>4267</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>720</td>
<td>720</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>1092</td>
<td>1092</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>1924</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>4137</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>2067</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>2881</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>1024</td>
<td>1024</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>1658</td>
<td>1658</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>2875</td>
<td>2875</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>3041</td>
<td>3041</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>3755</td>
</tr>
</tbody>
</table>
### Typical Quiescent Supply Current (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed and Temperature Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_{CCQ}</td>
<td>Quiescent V_{CCQ} supply current</td>
<td>XC5VLX20T N/A</td>
<td>-3 (C)</td>
<td>-2 (C &amp; I)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30 1.5</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T 1.5</td>
<td>1.5</td>
<td>1.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50 2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T 2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85 3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T 3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110 4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T 4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155 8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T 8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220 N/A</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T N/A</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330 N/A</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T N/A</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T 1.5</td>
<td>1.5</td>
<td>1.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T 2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T N/A</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T N/A</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T N/A</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T N/A</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T 4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T 6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T 7</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T 8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T N/A</td>
<td>10</td>
<td>10</td>
</tr>
</tbody>
</table>
## Table 4: Typical Quiescent Supply Current (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed and Temperature Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>XC5VLX20T</td>
<td>-3 (C)</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>38</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>43</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>57</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>62</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>93</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>98</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>125</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>130</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>172</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>177</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>49</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>74</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>60</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>110</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>150</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>180</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>mA</td>
</tr>
</tbody>
</table>

**Notes:**
1. Typical values are specified at nominal voltage, 85°C junction temperatures (Tj). Industrial (I) grade devices have the same typical values as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
Power-On Power Supply Requirements

Xilinx® FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply.

The power supplies can be turned on in any sequence, though the specifications shown in Table 5 are for the recommended power-on sequence of $V_{CCINT}$, $V_{CCAOUX}$, and $V_{CCO}$. The I/O will remain 3-stated through power-on if the recommended power-on sequence is followed. Xilinx does not specify the current or I/O behavior for other power-on sequences.

Table 5 shows the minimum current required by Virtex-5 devices for proper power-on and configuration.

If the current minimums shown in Table 5 are met, the device powers on properly after all three supplies have passed through their power-on reset threshold voltages.

The FPGA must be configured after $V_{CCINT}$ is applied.

Once initialized and configured, use the XPOWER tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-5 Devices

<table>
<thead>
<tr>
<th>Device</th>
<th>$I_{CCINTMIN}$</th>
<th>$I_{CCAOUXMIN}$</th>
<th>$I_{CCOMIN}$</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Typ(1)</td>
<td>Typ(1)</td>
<td>Typ(1)</td>
<td></td>
</tr>
<tr>
<td>XC5VLX20T</td>
<td>172</td>
<td>54</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>XC5VLX30</td>
<td>235</td>
<td>76</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>XC5VLX30T</td>
<td>246</td>
<td>86</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>XC5VLX50</td>
<td>320</td>
<td>114</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>XC5VLX50T</td>
<td>336</td>
<td>124</td>
<td>50</td>
<td>mA</td>
</tr>
<tr>
<td>XC5VLX85</td>
<td>492</td>
<td>186</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td>XC5VLX85T</td>
<td>515</td>
<td>196</td>
<td>100</td>
<td>mA</td>
</tr>
</tbody>
</table>

Notes:
1. Typical values are specified at nominal voltage, 25°C.
2. The maximum startup current can be obtained using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools and adding the quiescent plus dynamic current consumption.

Table 6: Power Supply Ramp Time

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Ramp Time</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CCINT}$</td>
<td>Internal supply voltage relative to GND</td>
<td>0.20 to 50.0</td>
<td>ms</td>
</tr>
<tr>
<td>$V_{CCO}$</td>
<td>Output drivers supply voltage relative to GND</td>
<td>0.20 to 50.0</td>
<td>ms</td>
</tr>
<tr>
<td>$V_{CCAOUX}$</td>
<td>Auxiliary supply voltage relative to GND</td>
<td>0.20 to 50.0</td>
<td>ms</td>
</tr>
</tbody>
</table>
SelectIO™ DC Input and Output Levels

Values for $V_{IL}$ and $V_{IH}$ are recommended input voltages. Values for $I_{OL}$ and $I_{OH}$ are guaranteed over the recommended operating conditions at the $V_{OL}$ and $V_{OH}$ test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum $V_{CCO}$ with the respective $V_{OL}$ and $V_{OH}$ voltage levels shown. Other standards are sample tested.

**Table 7: SelectIO DC Input and Output Levels**

<table>
<thead>
<tr>
<th>I/O Standard</th>
<th>$V_{IL}$</th>
<th>$V_{IH}$</th>
<th>$V_{OL}$</th>
<th>$V_{OH}$</th>
<th>$I_{OL}$</th>
<th>$I_{OH}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVTTL</td>
<td>$-0.3$</td>
<td>$0.8$</td>
<td>$2.0$</td>
<td>$3.45$</td>
<td>$0.4$</td>
<td>$2.4$</td>
</tr>
<tr>
<td>LVC, LVDC</td>
<td>$-0.3$</td>
<td>$0.8$</td>
<td>$2.0$</td>
<td>$3.45$</td>
<td>$0.4$</td>
<td>$V_{CCO} - 0.4$</td>
</tr>
<tr>
<td>LVC, LVDC</td>
<td>$-0.3$</td>
<td>$0.7$</td>
<td>$1.7$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$0.4$</td>
<td>$V_{CCO} - 0.4$</td>
</tr>
<tr>
<td>LVC, LVDC</td>
<td>$-0.3$</td>
<td>$35% V_{CCO}$</td>
<td>$65% V_{CCO}$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$0.45$</td>
<td>$V_{CCO} - 0.45$</td>
</tr>
<tr>
<td>LVC, LVDC</td>
<td>$-0.3$</td>
<td>$35% V_{CCO}$</td>
<td>$65% V_{CCO}$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$25% V_{CCO}$</td>
<td>$75% V_{CCO}$</td>
</tr>
<tr>
<td>PCI</td>
<td>$-0.2$</td>
<td>$30% V_{CCO}$</td>
<td>$50% V_{CCO}$</td>
<td>$V_{CCO}$</td>
<td>$10% V_{CCO}$</td>
<td>$90% V_{CCO}$</td>
</tr>
<tr>
<td>PCI</td>
<td>$-0.2$</td>
<td>$30% V_{CCO}$</td>
<td>$50% V_{CCO}$</td>
<td>$V_{CCO}$</td>
<td>$10% V_{CCO}$</td>
<td>$90% V_{CCO}$</td>
</tr>
<tr>
<td>PCI</td>
<td>$-0.2$</td>
<td>$35% V_{CCO}$</td>
<td>$50% V_{CCO}$</td>
<td>$V_{CCO}$</td>
<td>$10% V_{CCO}$</td>
<td>$90% V_{CCO}$</td>
</tr>
<tr>
<td>GTLP</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.1$</td>
<td>$V_{REF} + 0.1$</td>
<td>$-,$</td>
<td>$0.6$</td>
<td>$N/A$</td>
</tr>
<tr>
<td>GTL</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.05$</td>
<td>$V_{REF} + 0.05$</td>
<td>$-,$</td>
<td>$0.4$</td>
<td>$N/A$</td>
</tr>
<tr>
<td>HSTL I_12</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.1$</td>
<td>$V_{REF} + 0.1$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$25% V_{CCO}$</td>
<td>$75% V_{CCO}$</td>
</tr>
<tr>
<td>HSTL I(2)</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.1$</td>
<td>$V_{REF} + 0.1$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$0.4$</td>
<td>$V_{CCO} - 0.4$</td>
</tr>
<tr>
<td>HSTL II(2)</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.1$</td>
<td>$V_{REF} + 0.1$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$0.4$</td>
<td>$V_{CCO} - 0.4$</td>
</tr>
<tr>
<td>HSTL III(2)</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.1$</td>
<td>$V_{REF} + 0.1$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$0.4$</td>
<td>$V_{CCO} - 0.4$</td>
</tr>
<tr>
<td>HSTL IV(2)</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.1$</td>
<td>$V_{REF} + 0.1$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$0.4$</td>
<td>$V_{CCO} - 0.4$</td>
</tr>
<tr>
<td>DIFF HSTL I(2)</td>
<td>$-0.3$</td>
<td>$50% V_{CCO} - 0.1$</td>
<td>$50% V_{CCO} + 0.1$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$-,$</td>
<td>$-,$</td>
</tr>
<tr>
<td>DIFF HSTL II(2)</td>
<td>$-0.3$</td>
<td>$50% V_{CCO} - 0.1$</td>
<td>$50% V_{CCO} + 0.1$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$-,$</td>
<td>$-,$</td>
</tr>
<tr>
<td>SSTL2 I</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.15$</td>
<td>$V_{REF} + 0.15$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$V_{TT} - 0.61$</td>
<td>$V_{TT} + 0.61$</td>
</tr>
<tr>
<td>SSTL2 II</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.15$</td>
<td>$V_{REF} + 0.15$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$V_{TT} - 0.81$</td>
<td>$V_{TT} + 0.81$</td>
</tr>
<tr>
<td>DIFF SSTL2 I</td>
<td>$-0.3$</td>
<td>$50% V_{CCO} - 0.15$</td>
<td>$50% V_{CCO} + 0.15$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$-,$</td>
<td>$-,$</td>
</tr>
<tr>
<td>DIFF SSTL2 II</td>
<td>$-0.3$</td>
<td>$50% V_{CCO} - 0.15$</td>
<td>$50% V_{CCO} + 0.15$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$-,$</td>
<td>$-,$</td>
</tr>
<tr>
<td>SSTL18 I</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.125$</td>
<td>$V_{REF} + 0.125$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$V_{TT} - 0.47$</td>
<td>$V_{TT} + 0.47$</td>
</tr>
<tr>
<td>SSTL18 II</td>
<td>$-0.3$</td>
<td>$V_{REF} - 0.125$</td>
<td>$V_{REF} + 0.125$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$V_{TT} - 0.60$</td>
<td>$V_{TT} + 0.60$</td>
</tr>
<tr>
<td>DIFF SSTL18 I</td>
<td>$-0.3$</td>
<td>$50% V_{CCO} - 0.125$</td>
<td>$50% V_{CCO} + 0.125$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$-,$</td>
<td>$-,$</td>
</tr>
<tr>
<td>DIFF SSTL18 II</td>
<td>$-0.3$</td>
<td>$50% V_{CCO} - 0.125$</td>
<td>$50% V_{CCO} + 0.125$</td>
<td>$V_{CCO} + 0.3$</td>
<td>$-,$</td>
<td>$-,$</td>
</tr>
</tbody>
</table>

**Notes:**
1. Tested according to relevant specifications.
2. Applies to both 1.5V and 1.8V HSTL.
3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
6. Supported drive strengths of 2, 4, 6, or 8 mA.
## HT DC Specifications (HT_25)

**Table 8: HT DC Specifications**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CCO}$</td>
<td>Supply Voltage</td>
<td></td>
<td>2.38</td>
<td>2.5</td>
<td>2.63</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OD}$</td>
<td>Differential Output Voltage</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>495</td>
<td>600</td>
<td>715</td>
<td>mV</td>
</tr>
<tr>
<td>$\Delta V_{OD}$</td>
<td>Change in $V_{OD}$ Magnitude</td>
<td></td>
<td>–15</td>
<td>15</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$V_{OCM}$</td>
<td>Output Common Mode Voltage</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>495</td>
<td>600</td>
<td>715</td>
<td>mV</td>
</tr>
<tr>
<td>$\Delta V_{OCM}$</td>
<td>Change in $V_{OCM}$ Magnitude</td>
<td></td>
<td>–15</td>
<td>15</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ID}$</td>
<td>Input Differential Voltage</td>
<td></td>
<td>200</td>
<td>600</td>
<td>1000</td>
<td>mV</td>
</tr>
<tr>
<td>$\Delta V_{ID}$</td>
<td>Change in $V_{ID}$ Magnitude</td>
<td></td>
<td>–15</td>
<td>15</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ICM}$</td>
<td>Input Common Mode Voltage</td>
<td></td>
<td>440</td>
<td>600</td>
<td>780</td>
<td>mV</td>
</tr>
<tr>
<td>$\Delta V_{ICM}$</td>
<td>Change in $V_{ICM}$ Magnitude</td>
<td></td>
<td>–15</td>
<td>15</td>
<td></td>
<td>mV</td>
</tr>
</tbody>
</table>

## LVDS DC Specifications (LVDS_25)

**Table 9: LVDS DC Specifications**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CCO}$</td>
<td>Supply Voltage</td>
<td></td>
<td>2.38</td>
<td>2.5</td>
<td>2.63</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage for Q and $\overline{Q}$</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>1.675</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage for Q and $\overline{Q}$</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>0.825</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{ODIFF}$</td>
<td>Differential Output Voltage $(Q - \overline{Q})$, $Q = $ High $(\overline{Q} - Q)$, $\overline{Q} = $ High</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>247</td>
<td>350</td>
<td>600</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{OCM}$</td>
<td>Output Common-Mode Voltage</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>1.25</td>
<td>1.250</td>
<td>1.375</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IDIFF}$</td>
<td>Differential Input Voltage $(Q - \overline{Q})$, $Q = $ High $(\overline{Q} - Q)$, $\overline{Q} = $ High</td>
<td>Common-mode input voltage = 1.25V</td>
<td>100</td>
<td>350</td>
<td>600</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ICM}$</td>
<td>Input Common-Mode Voltage</td>
<td>Differential input voltage = ±350 mV</td>
<td>0.3</td>
<td>1.2</td>
<td>2.2</td>
<td>V</td>
</tr>
</tbody>
</table>

## Extended LVDS DC Specifications (LVDSEXT_25)

**Table 10: Extended LVDS DC Specifications**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CCO}$</td>
<td>Supply Voltage</td>
<td></td>
<td>2.38</td>
<td>2.5</td>
<td>2.63</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage for Q and $\overline{Q}$</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>–</td>
<td>1.785</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage for Q and $\overline{Q}$</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>0.715</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{ODIFF}$</td>
<td>Differential Output Voltage $(Q - \overline{Q})$, $Q = $ High $(\overline{Q} - Q)$, $\overline{Q} = $ High</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>350</td>
<td>–</td>
<td>820</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{OCM}$</td>
<td>Output Common-Mode Voltage</td>
<td>$R_T = 100 , \Omega$ across Q and $\overline{Q}$ signals</td>
<td>1.25</td>
<td>1.250</td>
<td>1.375</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IDIFF}$</td>
<td>Differential Input Voltage $(Q - \overline{Q})$, $Q = $ High $(\overline{Q} - Q)$, $\overline{Q} = $ High</td>
<td>Common-mode input voltage = 1.25V</td>
<td>100</td>
<td>–</td>
<td>1000</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{ICM}$</td>
<td>Input Common-Mode Voltage</td>
<td>Differential input voltage = ±350 mV</td>
<td>0.3</td>
<td>1.2</td>
<td>2.2</td>
<td>V</td>
</tr>
</tbody>
</table>
LVPECL DC Specifications (LVPECL_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The $V_{OH}$ levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. **Table 11** summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see UG190: Virtex-5 FPGA User Guide, Chapter 6, SelectIO Resources.

**Table 11: LVPECL DC Specifications**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage</td>
<td>$V_{CC} - 1.025$</td>
<td>1.545</td>
<td>$V_{CC} - 0.88$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage</td>
<td>$V_{CC} - 1.81$</td>
<td>0.795</td>
<td>$V_{CC} - 1.62$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{ICM}$</td>
<td>Input Common-Mode Voltage</td>
<td>0.6</td>
<td>2.2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IDIFF}$</td>
<td>Differential Input Voltage$^{(1,2)}$</td>
<td>0.100</td>
<td>1.5</td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

**Notes:**
1. Recommended input maximum voltage not to exceed $V_{CCO} + 0.2V$.
2. Recommended input minimum voltage not to go below $-0.5V$.

PowerPC 440 Switching Characteristics


**Table 12: Processor Block Switching Characteristics**

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPMC440CLK</td>
<td>CPU clock</td>
<td>-3</td>
<td>550</td>
</tr>
<tr>
<td>CPMINTERCONNECTCLK</td>
<td>Xbar clock</td>
<td>-2</td>
<td>366.6</td>
</tr>
<tr>
<td>CPMPPCS0PLBCLK</td>
<td>Slave 0 PLB clock$^{(1)}$</td>
<td>-1</td>
<td>183.3</td>
</tr>
<tr>
<td>CPMPPCS1PLBCLK</td>
<td>Slave 1 PLB clock$^{(1)}$</td>
<td></td>
<td>183.3</td>
</tr>
<tr>
<td>CPMPCMPMLBCLK</td>
<td>Master PLB clock$^{(1)}$</td>
<td></td>
<td>183.3</td>
</tr>
<tr>
<td>CPMMMCCLK</td>
<td>Memory interface clock$^{(1,2)}$</td>
<td></td>
<td>366.6</td>
</tr>
<tr>
<td>CPMFCMCLK</td>
<td>FCM clock$^{(1)}$</td>
<td>-3</td>
<td>275</td>
</tr>
<tr>
<td>CPMDCRCCLK</td>
<td>FPGA logic DCR clock$^{(1)}$</td>
<td>-2</td>
<td>183.3</td>
</tr>
<tr>
<td>CPMDMA0LLCLK</td>
<td>DMA0 LL clock$^{(1)}$</td>
<td>-1</td>
<td>250</td>
</tr>
<tr>
<td>CPMDMA1LLCLK</td>
<td>DMA1 LL clock$^{(1)}$</td>
<td></td>
<td>250</td>
</tr>
<tr>
<td>CPMDMA2LLCLK</td>
<td>DMA2 LL clock$^{(1)}$</td>
<td></td>
<td>250</td>
</tr>
<tr>
<td>CPMDMA3LLCLK</td>
<td>DMA3 LL clock$^{(1)}$</td>
<td></td>
<td>250</td>
</tr>
<tr>
<td>JTGC440TCK</td>
<td>JTAG clock</td>
<td>-3</td>
<td>50</td>
</tr>
<tr>
<td>CPMC440TIMERCLOCK</td>
<td>Timer clock</td>
<td></td>
<td>275</td>
</tr>
</tbody>
</table>

**Notes:**
1. Typical bus frequencies are provided for reference only, actual frequencies are user-design dependent.
2. Refer to DS567 for maximum clock speed of designs using the DDR2 Memory Controller for PowerPC® 440 Processors.
### Table 13: Processor Block MIB Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{CK_CONTROL}</td>
<td>CPMMCCLK</td>
<td>1.146</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CK_ADDRESS}</td>
<td>CPMMCCLK</td>
<td>1.017</td>
<td>-2</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CK_DATA}</td>
<td>CPMMCCLK</td>
<td>1.076</td>
<td>-1</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CONTROL_CK}</td>
<td>CPMMCCLK</td>
<td>0.736</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>T_{DATA_CK}</td>
<td>CPMMCCLK</td>
<td>0.834</td>
<td></td>
<td>ps</td>
</tr>
</tbody>
</table>

### Table 14: Processor Block PLBM Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{CK_CONTROL}</td>
<td>CPMPPCMPLBCLK</td>
<td>0.971</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CK_ADDRESS}</td>
<td>CPMPPCMPLBCLK</td>
<td>1.215</td>
<td>-2</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CK_DATA}</td>
<td>CPMPPCMPLBCLK</td>
<td>1.115</td>
<td>-1</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CONTROL_CK}</td>
<td>CPMPPCMPLBCLK</td>
<td>1.7</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>T_{DATA_CK}</td>
<td>CPMPPCMPLBCLK</td>
<td>0.774</td>
<td></td>
<td>ps</td>
</tr>
</tbody>
</table>

### Table 15: Processor Block PLBS0 Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{CK_CONTROL}</td>
<td>CPMPPCS0PLBCLK</td>
<td>1.063</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CK_DATA}</td>
<td>CPMPPCS0PLBCLK</td>
<td>1.052</td>
<td>-2</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CONTROL_CK}</td>
<td>CPMPPCS0PLBCLK</td>
<td>1.307</td>
<td>-1</td>
<td>ps</td>
</tr>
<tr>
<td>T_{ADDRESS_CK}</td>
<td>CPMPPCS0PLBCLK</td>
<td>1.253</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>T_{DATA_CK}</td>
<td>CPMPPCS0PLBCLK</td>
<td>0.825</td>
<td></td>
<td>ps</td>
</tr>
</tbody>
</table>

### Table 16: Processor Block PLBS1 Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{CK_CONTROL}</td>
<td>CPMPPCS1PLBCLK</td>
<td>1.083</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CK_DATA}</td>
<td>CPMPPCS1PLBCLK</td>
<td>1.146</td>
<td>-2</td>
<td>ps</td>
</tr>
<tr>
<td>T_{CONTROL_CK}</td>
<td>CPMPPCS1PLBCLK</td>
<td>1.335</td>
<td>-1</td>
<td>ps</td>
</tr>
<tr>
<td>T_{ADDRESS_CK}</td>
<td>CPMPPCS1PLBCLK</td>
<td>1.328</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>T_{DATA_CK}</td>
<td>CPMPPCS1PLBCLK</td>
<td>0.821</td>
<td></td>
<td>ps</td>
</tr>
</tbody>
</table>
### Table 17: Processor Block DMA0 Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T(_{\text{CK_CONTROL}})</td>
<td>CPMDMA0LLCLK</td>
<td>1.256</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.42</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.665</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CK_DATA}})</td>
<td>CPMDMA0LLCLK</td>
<td>1.312</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.472</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.712</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CONTROL_CK}})</td>
<td>CPMDMA0LLCLK</td>
<td>0.453</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.558</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.716</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{DATA_CK}})</td>
<td>CPMDMA0LLCLK</td>
<td>-0.105</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.105</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.104</td>
<td>-1</td>
<td></td>
</tr>
</tbody>
</table>

### Table 18: Processor Block DMA1 Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T(_{\text{CK_CONTROL}})</td>
<td>CPMDMA1LLCLK</td>
<td>1.127</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.266</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.474</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CK_DATA}})</td>
<td>CPMDMA1LLCLK</td>
<td>1.266</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.418</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.645</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CONTROL_CK}})</td>
<td>CPMDMA1LLCLK</td>
<td>0.447</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.555</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.717</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{DATA_CK}})</td>
<td>CPMDMA1LLCLK</td>
<td>-0.014</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.01</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.046</td>
<td>-1</td>
<td></td>
</tr>
</tbody>
</table>

### Table 19: Processor Block DMA2 Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T(_{\text{CK_CONTROL}})</td>
<td>CPMDMA2LLCLK</td>
<td>1.101</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.235</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.437</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CK_DATA}})</td>
<td>CPMDMA2LLCLK</td>
<td>1.127</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.262</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.463</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CONTROL_CK}})</td>
<td>CPMDMA2LLCLK</td>
<td>0.771</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.924</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.155</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{DATA_CK}})</td>
<td>CPMDMA2LLCLK</td>
<td>0.135</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.142</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.168</td>
<td>-1</td>
<td></td>
</tr>
</tbody>
</table>

### Table 20: Processor Block DMA3 Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T(_{\text{CK_CONTROL}})</td>
<td>CPMDMA3LLCLK</td>
<td>1.094</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.242</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.462</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CK_DATA}})</td>
<td>CPMDMA3LLCLK</td>
<td>1.056</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.184</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.376</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{CONTROL_CK}})</td>
<td>CPMDMA3LLCLK</td>
<td>0.636</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.767</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.965</td>
<td>-1</td>
<td></td>
</tr>
<tr>
<td>T(_{\text{DATA_CK}})</td>
<td>CPMDMA3LLCLK</td>
<td>0.087</td>
<td>-3</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.119</td>
<td>-2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.116</td>
<td>-1</td>
<td></td>
</tr>
</tbody>
</table>
### Table 21: Processor Block DCR Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
</tr>
<tr>
<td>TCK_CONTROL</td>
<td></td>
<td>CPMDCRCCLK</td>
<td></td>
</tr>
<tr>
<td>TCK_ADDRESS</td>
<td></td>
<td>CPMDCRCCLK</td>
<td></td>
</tr>
<tr>
<td>TCK_DATA</td>
<td></td>
<td>CPMDCRCCLK</td>
<td></td>
</tr>
<tr>
<td>TCONTROL_CK</td>
<td></td>
<td>CPMDCRCCLK</td>
<td></td>
</tr>
<tr>
<td>TADDRESS_CK</td>
<td></td>
<td>CPMDCRCCLK</td>
<td></td>
</tr>
<tr>
<td>TDATA_CK</td>
<td></td>
<td>CPMDCRCCLK</td>
<td></td>
</tr>
</tbody>
</table>

### Table 22: Processor Block FCM Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
</tr>
<tr>
<td>TCK_CONTROL</td>
<td></td>
<td>CPMFMCCLK</td>
<td>0.967 1.084 1.324 ps</td>
</tr>
<tr>
<td>TCK_DATA</td>
<td></td>
<td>CPMFMCCLK</td>
<td>1.041 1.158 1.4 ps</td>
</tr>
<tr>
<td>TCONTROL_CK</td>
<td></td>
<td>CPMFMCCLK</td>
<td>0.701 0.818 1.06 ps</td>
</tr>
<tr>
<td>TDATA_CK</td>
<td></td>
<td>CPMFMCCLK</td>
<td>1.057 1.218 1.395 ps</td>
</tr>
<tr>
<td>TRESULT_CK</td>
<td></td>
<td>CPMFMCCLK</td>
<td>0.608 0.698 0.768 ps</td>
</tr>
</tbody>
</table>

### Table 23: Processor Block MISC Switching Characteristics

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Description</th>
<th>Reference Clock</th>
<th>Speed Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
</tr>
<tr>
<td>TCK_CONTROL</td>
<td></td>
<td>CLK1</td>
<td></td>
</tr>
<tr>
<td>TCK_ADDRESS</td>
<td></td>
<td>CLK2</td>
<td></td>
</tr>
<tr>
<td>TCK_DATA</td>
<td></td>
<td>CLK3</td>
<td></td>
</tr>
<tr>
<td>TCONTROL_CK</td>
<td></td>
<td>CLK4</td>
<td></td>
</tr>
<tr>
<td>TADDRESS_CK</td>
<td></td>
<td>CLK5</td>
<td></td>
</tr>
<tr>
<td>TDATA_CK</td>
<td></td>
<td>CLK6</td>
<td></td>
</tr>
</tbody>
</table>
GTP_DUAL Tile Specifications

GTP_DUAL Tile DC Characteristics

**Table 24: Absolute Maximum Ratings for GTP_DUAL Tiles**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>MGTAVCCPLL</td>
<td>Analog supply voltage for the GTP_DUAL shared PLL relative to GND</td>
<td>–0.5 to 1.32 V</td>
</tr>
<tr>
<td>MGTAVVTTX</td>
<td>Analog supply voltage for the GTP_DUAL transmitters relative to GND</td>
<td>–0.5 to 1.32 V</td>
</tr>
<tr>
<td>MGTAVVTRX</td>
<td>Analog supply voltage for the GTP_DUAL receivers relative to GND</td>
<td>–0.5 to 1.32 V</td>
</tr>
<tr>
<td>MGTAVCC</td>
<td>Analog supply voltage for the GTP_DUAL common circuits relative to GND</td>
<td>–0.5 to 1.1 V</td>
</tr>
<tr>
<td>MGTAVVTRXC</td>
<td>Analog supply voltage for the resistor calibration circuit of the GTP_DUAL column</td>
<td>–0.5 to 1.32 V</td>
</tr>
</tbody>
</table>

**Notes:**
1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

**Table 25: Recommended Operating Conditions for GTP_DUAL Tiles**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>MGTAVCCPLL</td>
<td>Analog supply voltage for the GTP_DUAL shared PLL relative to GND</td>
<td>1.14</td>
<td>1.26</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVVTTX</td>
<td>Analog supply voltage for the GTP_DUAL transmitters relative to GND</td>
<td>1.14</td>
<td>1.26</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVVTRX</td>
<td>Analog supply voltage for the GTP_DUAL receivers relative to GND</td>
<td>1.14</td>
<td>1.26</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVCC</td>
<td>Analog supply voltage for the GTP_DUAL common circuits relative to GND</td>
<td>0.95</td>
<td>1.05</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVVTRXC</td>
<td>Analog supply voltage for the resistor calibration circuit of the GTP_DUAL column</td>
<td>1.14</td>
<td>1.26</td>
<td>V</td>
</tr>
</tbody>
</table>

**Notes:**
1. Each voltage listed requires the filter circuit described in UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide.
2. Voltages are specified for the temperature range of $T_J = -40°C$ to $+100°C$.

**Table 26: DC Characteristics Over Recommended Operating Conditions for GTP_DUAL Tiles**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMGTAVVTTX</td>
<td>GTP_DUAL tile transmitter termination supply current</td>
<td>71</td>
<td>90</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>IMGTAVVCCPLL</td>
<td>GTP_DUAL tile shared PLL supply current</td>
<td>36</td>
<td>60</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>IMGTAVVTRXC</td>
<td>GTP_DUAL tile resistor termination calibration supply current</td>
<td>0.1</td>
<td>0.5</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>IMGTAVVTRX</td>
<td>GTP_DUAL tile receiver termination supply current</td>
<td>0.1</td>
<td>0.5</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>IMGTAVCC</td>
<td>GTP_DUAL tile internal analog supply current</td>
<td>56</td>
<td>110</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>MGTRREF</td>
<td>Precision reference resistor for internal calibration termination</td>
<td>49.9</td>
<td>±1%</td>
<td>tolerance</td>
<td>Ω</td>
</tr>
</tbody>
</table>

**Notes:**
1. Typical values are specified at nominal voltage, 25°C, with a 3.2 Gb/s line rate.
2. ICC numbers are given per GTP_DUAL tile with both GTP transceivers operating with default settings.
3. AC coupled TX/RX link.
Table 27: GTP_DUAL Tile Quiescent Supply Current

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Typ(1)</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_AVTTTXQ</td>
<td>Quiescent MGTAVTTTX (transmitter termination) supply current</td>
<td>8.5</td>
<td>18</td>
<td>mA</td>
</tr>
<tr>
<td>I_AVCCCPLLQ</td>
<td>Quiescent MGTAVCCPLL (PLL) supply current</td>
<td>8</td>
<td>18</td>
<td>mA</td>
</tr>
<tr>
<td>I_AVTRRXQ</td>
<td>Quiescent MGTAVTRRX (receiver termination) supply current. Includes MGTAVTRRXCQ.</td>
<td>0.1</td>
<td>0.8</td>
<td>mA</td>
</tr>
<tr>
<td>I_AVCCQ</td>
<td>Quiescent MGTAVCC (analog) supply current</td>
<td>2.5</td>
<td>11</td>
<td>mA</td>
</tr>
</tbody>
</table>

Notes:
1. Typical values are specified at nominal voltage, 25°C.
2. Device powered and unconfigured.
3. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
4. GTP_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTP_DUAL tiles in the target LXT or SXT device.

GTP_DUAL Tile DC Input and Output Levels

Table 28 summarizes the DC output specifications of the GTP_DUAL tiles in Virtex-5 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.


Table 28: GTP_DUAL Tile DC Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>DV_PPIN</td>
<td>Differential peak-to-peak input voltage</td>
<td>External AC coupled ≤ 3.2 Gb/s</td>
<td>150</td>
<td>2000</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>External AC coupled &gt; 3.2 Gb/s</td>
<td>180</td>
<td>2000</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>V_IN</td>
<td>Absolute input voltage</td>
<td>DC coupled</td>
<td>–400</td>
<td>MGTAVTTRX + 400 up to 1320</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>V_CMPN</td>
<td>Common mode input voltage</td>
<td>DC coupled MGTAVTTTX = 1.2V</td>
<td>800</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>DV_PPOUT</td>
<td>Differential peak-to-peak output voltage(1)</td>
<td>TXBUFDIFFCTRL = 000, TX_DIFF_BOOST = ON</td>
<td>1400</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>V_SEOUT</td>
<td>Single-ended output voltage swing(1)</td>
<td>TXBUFDIFFCTRL = 000, TX_DIFF_BOOST = ON</td>
<td>700</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>V_CMPN</td>
<td>Common mode output voltage</td>
<td>Equation based MGTAVTTTX = 1.2V</td>
<td>1200 – Amplitude/2</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>R_IN</td>
<td>Differential input resistance</td>
<td></td>
<td>90</td>
<td>120</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>R_OUT</td>
<td>Differential output resistance</td>
<td></td>
<td>90</td>
<td>120</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>T_OSKEW</td>
<td>Transmitter output skew</td>
<td></td>
<td>15</td>
<td></td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>C_EXT</td>
<td>Recommended external AC coupling capacitor(2)</td>
<td></td>
<td>75</td>
<td>200</td>
<td>nF</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. The output swing and preemphasis levels are programmable using the attributes discussed in UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide and can result in values lower than reported in this table.
2. Values outside of this range can be used as appropriate to conform to specific protocols and standards.

Figure 1: Single-Ended Output Voltage Swing
Table 29 summarizes the DC specifications of the clock input of the GTP_DUAL tile. Figure 3 shows the single-ended input voltage swing. Figure 4 shows the peak-to-peak differential clock input voltage swing. Consult UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide for further details.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIDIFF</td>
<td>Differential peak-to-peak input voltage</td>
<td></td>
<td>200</td>
<td>800</td>
<td>2000</td>
<td>mV</td>
</tr>
<tr>
<td>VISE</td>
<td>Single-ended input voltage</td>
<td></td>
<td>100</td>
<td>400</td>
<td>1000</td>
<td>mV</td>
</tr>
<tr>
<td>RIN</td>
<td>Differential input resistance</td>
<td></td>
<td>80</td>
<td>105</td>
<td>130</td>
<td>Ω</td>
</tr>
<tr>
<td>CEXT</td>
<td>Required external AC coupling capacitor</td>
<td></td>
<td>75</td>
<td>100</td>
<td>200</td>
<td>nF</td>
</tr>
</tbody>
</table>

Notes:
1. \( V_{MIN} = 0\text{V} \) and \( V_{MAX} = 1200\text{mV} \)
GTP_DUAL Tile Switching Characteristics


**Table 30: GTP_DUAL Tile Performance**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGTPMAX</td>
<td>Maximum GTP transceiver data rate</td>
<td>-3</td>
<td>3.75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>3.75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>3.2</td>
</tr>
<tr>
<td>FGPLLMAX</td>
<td>Maximum PLL frequency</td>
<td>-3</td>
<td>2.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>2.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>2.0</td>
</tr>
<tr>
<td>FGPLLMIN</td>
<td>Minimum PLL frequency</td>
<td>-3</td>
<td>1.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>1.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>1.0</td>
</tr>
</tbody>
</table>

**Table 31: Dynamic Reconfiguration Port (DRP) in the GTP_DUAL Tile Switching Characteristics**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGTPDRPCLK</td>
<td>GTP DCLK (DRP clock) maximum frequency</td>
<td>-3</td>
<td>200</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>175</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>150</td>
</tr>
</tbody>
</table>

**Table 32: GTP_DUAL Tile Reference Clock Switching Characteristics**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>All Speed Grades</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGCLK</td>
<td>Reference clock frequency range(1)</td>
<td>CLK</td>
<td>Min</td>
<td>Typ</td>
</tr>
<tr>
<td>TRCLK</td>
<td>Reference clock rise time</td>
<td>20% – 80%</td>
<td>200</td>
<td>400</td>
</tr>
<tr>
<td>TFCLK</td>
<td>Reference clock fall time</td>
<td>80% – 20%</td>
<td>200</td>
<td>400</td>
</tr>
<tr>
<td>TDREF</td>
<td>Reference clock duty cycle(2)</td>
<td>CLK</td>
<td>40</td>
<td>50</td>
</tr>
<tr>
<td>TGJTT</td>
<td>Reference clock total jitter, peak-peak(3)</td>
<td>CLK</td>
<td>40</td>
<td>50</td>
</tr>
<tr>
<td>TLOCK</td>
<td>Clock recovery frequency acquisition time</td>
<td>Initial PLL lock</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>TPHASE</td>
<td>Clock recovery phase acquisition time</td>
<td>Lock to data after PLL has locked to the reference clock</td>
<td>200</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

1. The clock from the GTP_DUAL differential clock pin pair can be used for all serial bit rates. GREFCLK can be used for serial bit rates up to 1 Gb/s.
2. For reference clock rates above 325 MHz, a duty cycle of 45% to 55% must be maintained.
3. Measured at the package pin. GTP_DUAL jitter characteristics measured using a clock with specification TGJTT.

**Figure 5: Reference Clock Timing Parameters**
### Table 33: GTP_DUAL Tile User Clock Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FTXOUT</td>
<td>TXOUTCLK maximum frequency</td>
<td></td>
<td>-3</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>320 MHz</td>
</tr>
<tr>
<td>FRXREC</td>
<td>RXRECLK maximum frequency</td>
<td></td>
<td>-3</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>320 MHz</td>
</tr>
<tr>
<td>TRX</td>
<td>RXUSRCLK maximum frequency</td>
<td></td>
<td>-3</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>320 MHz</td>
</tr>
<tr>
<td>TRX2</td>
<td>RXUSRCLK2 maximum frequency</td>
<td>RXDATAWIDTH = 0</td>
<td>-3</td>
<td>350 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>350 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>320 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RXDATAWIDTH = 1</td>
<td>-3</td>
<td>187.5 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>187.5 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>160 MHz</td>
</tr>
<tr>
<td>TX</td>
<td>TXUSRCLK maximum frequency</td>
<td></td>
<td>-3</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>375 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>320 MHz</td>
</tr>
<tr>
<td>TX2</td>
<td>TXUSRCLK2 maximum frequency</td>
<td>TXDATAWIDTH = 0</td>
<td>-3</td>
<td>350 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>350 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>320 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXDATAWIDTH = 1</td>
<td>-3</td>
<td>187.5 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>187.5 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>160 MHz</td>
</tr>
</tbody>
</table>

**Notes:**

### Table 34: GTP_DUAL Tile Transmitter Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGTPTX</td>
<td>Serial data rate range</td>
<td>0.1</td>
<td></td>
<td>FGTPTMAX</td>
<td>Gb/s</td>
</tr>
<tr>
<td>TRX</td>
<td>TX Rise time</td>
<td></td>
<td>140</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>TFX</td>
<td>TX Fall time</td>
<td></td>
<td>120</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>TLLSKEW</td>
<td>TX lane-to-lane skew(1)</td>
<td></td>
<td>855</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>VTXOObVDPP</td>
<td>Electrical idle amplitude</td>
<td></td>
<td>20</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>TXOObTRANS</td>
<td>Electrical idle transition time</td>
<td></td>
<td>40</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>TJ,75</td>
<td>Total Jitter(2)</td>
<td>3.75</td>
<td></td>
<td>0.35</td>
<td>UI</td>
</tr>
<tr>
<td>DJ,75</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.19</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>TJ,2.0</td>
<td>Total Jitter(2)</td>
<td>2.00</td>
<td></td>
<td>0.30</td>
<td>UI</td>
</tr>
<tr>
<td>DJ,2.0</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.14</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>TJ,1.25</td>
<td>Total Jitter(2)</td>
<td>1.25</td>
<td></td>
<td>0.20</td>
<td>UI</td>
</tr>
<tr>
<td>DJ,1.25</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.10</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>TJ,1.00</td>
<td>Total Jitter(2)</td>
<td>1.00</td>
<td></td>
<td>0.20</td>
<td>UI</td>
</tr>
<tr>
<td>DJ,1.00</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.10</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>TJ,500</td>
<td>Total Jitter(2)</td>
<td>500</td>
<td></td>
<td>0.10</td>
<td>UI</td>
</tr>
<tr>
<td>DJ,500</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.04</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>TJ,100</td>
<td>Total Jitter(2)</td>
<td>100</td>
<td></td>
<td>0.02</td>
<td>UI</td>
</tr>
<tr>
<td>DJ,100</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.01</td>
<td></td>
<td>UI</td>
</tr>
</tbody>
</table>

**Notes:**
1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP_DUAL sites.
3. All jitter values are based on a Bit-Error Ratio of 1e-12.
### Table 35: GTP_DUAL Tile Receiver Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGTPRX</td>
<td>Serial data rate</td>
<td>0.5</td>
<td></td>
<td>F_{GTPMAX}</td>
<td>Gb/s</td>
</tr>
<tr>
<td></td>
<td>RX oversampler not enabled</td>
<td>0.5</td>
<td></td>
<td></td>
<td>Gb/s</td>
</tr>
<tr>
<td></td>
<td>RX oversampler enabled</td>
<td>0.5</td>
<td></td>
<td></td>
<td>Gb/s</td>
</tr>
<tr>
<td>RXOOBDVPP</td>
<td>OOB detect threshold peak-to-peak</td>
<td>60</td>
<td>105</td>
<td>165</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>OOBDETECT_THRESHOLD = 100</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXSST</td>
<td>Receiver spread-spectrum tracking(1)</td>
<td>-5000</td>
<td></td>
<td>0</td>
<td>ppm</td>
</tr>
<tr>
<td>RXRL</td>
<td>Run length (CID)</td>
<td>150</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>RXPPMTOL</td>
<td>Data/REFCLK PPM offset tolerance(2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>CDR 2nd-order loop disabled with PLL_RXDIVSEL_OUT = 1(3)</td>
<td>-200</td>
<td>200</td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CDR 2nd-order loop disabled with PLL_RXDIVSEL_OUT = 2(3)</td>
<td>-200</td>
<td>200</td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CDR 2nd-order loop disabled with PLL_RXDIVSEL_OUT = 4(3)</td>
<td>-100</td>
<td>100</td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CDR 2nd-order loop enabled</td>
<td>-1000</td>
<td>1000</td>
<td>ppm</td>
<td>ppm</td>
</tr>
</tbody>
</table>

#### SJ Jitter Tolerance(4)

| JT_SJ3.75    | Sinusoidal Jitter(5)                     | 3.75 Gb/s | 0.30 | UI    |
| JT_SJ3.2     | Sinusoidal Jitter(5)                     | 3.20 Gb/s | 0.40 | UI    |
| JT_SJ2.50    | Sinusoidal Jitter(5)                     | 2.50 Gb/s | 0.40 | UI    |
| JT_SJ2.00    | Sinusoidal Jitter(5)                     | 2.00 Gb/s | 0.40 | UI    |
| JT_SJ1.00    | Sinusoidal Jitter(5)                     | 1.00 Gb/s | 0.30 | UI    |
| JT_SJ500     | Sinusoidal Jitter(5)                     | 500 Mb/s  | 0.30 | UI    |
| JT_SJ500     | Sinusoidal Jitter(5)                     | 500 Mb/s OS | 0.30 | UI    |
| JT_SJ100     | Sinusoidal Jitter(5)                     | 100 Mb/s OS | 0.30 | UI    |

#### SJ Jitter Tolerance with Stressed Eye(4)

| JT_TJSE3.2   | Total Jitter with Stressed Eye(6)        | 3.20 Gb/s | 0.87 | UI    |
| JT_SJSE3.2   | Sinusoidal Jitter with Stressed Eye(6)   | 3.20 Gb/s | 0.30 | UI    |

**Notes:**

1. Using PLL_RXDIVSEL_OUT = 1 only.
2. Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±100 ppm resolution results in a maximum offset of 200 ppm between the reference clock and the serial data.
3. CDR 1st-order step size set to 2.
4. All jitter values are based on a Bit Error Ratio of 1e-12.
5. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
6. Stimulus signal includes 0.4UI of DJ and 0.17UI of RJ. RX equalizer is enabled.
## GTX_DUAL Tile Specifications

### GTX_DUAL Tile DC Characteristics

#### Table 36: Absolute Maximum Ratings for GTX_DUAL Tiles

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>MGTAVCCPLL</td>
<td>Analog supply voltage for the GTX_DUAL shared PLL relative to GND</td>
<td>–0.5 to 1.1 V</td>
</tr>
<tr>
<td>MGTAVTTTX</td>
<td>Analog supply voltage for the GTX_DUAL transmitters relative to GND</td>
<td>–0.5 to 1.32 V</td>
</tr>
<tr>
<td>MGTAVTTTRX</td>
<td>Analog supply voltage for the GTX_DUAL receivers relative to GND</td>
<td>–0.5 to 1.32 V</td>
</tr>
<tr>
<td>MGTAVCC</td>
<td>Analog supply voltage for the GTX_DUAL common circuits relative to GND</td>
<td>–0.5 to 1.1 V</td>
</tr>
<tr>
<td>MGTAVTTRXC</td>
<td>Analog supply voltage for the resistor calibration circuit of the GTX_DUAL column</td>
<td>–0.5 to 1.32 V</td>
</tr>
</tbody>
</table>

**Notes:**
1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied.
2. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

#### Table 37: Recommended Operating Conditions for GTX_DUAL Tiles

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>MGTAVCCPLL(1)</td>
<td>Analog supply voltage for the GTX_DUAL shared PLL relative to GND</td>
<td>0.95</td>
<td>1.05</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVTTTX(1)</td>
<td>Analog supply voltage for the GTX_DUAL transmitters relative to GND</td>
<td>1.14</td>
<td>1.26</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVTTTRX(1)</td>
<td>Analog supply voltage for the GTX_DUAL receivers relative to GND</td>
<td>1.14</td>
<td>1.26</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVCC(1)</td>
<td>Analog supply voltage for the GTX_DUAL common circuits relative to GND</td>
<td>0.95</td>
<td>1.05</td>
<td>V</td>
</tr>
<tr>
<td>MGTAVTTRXC(1)</td>
<td>Analog supply voltage for the resistor calibration circuit of the GTX_DUAL column</td>
<td>1.14</td>
<td>1.26</td>
<td>V</td>
</tr>
</tbody>
</table>

**Notes:**
1. Each voltage listed requires the filter circuit described in UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide.
2. Voltages are specified for the temperature range of $T_J = -40°C$ to $+100°C$.

#### Table 38: DC Characteristics Over Recommended Operating Conditions for GTX_DUAL Tiles

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMGATTTX</td>
<td>GTX_DUAL tile transmitter termination supply current(2)</td>
<td>43.3</td>
<td>86.3</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IMGATVCCPLL</td>
<td>GTX_DUAL tile shared PLL supply current</td>
<td>38.0</td>
<td>99.4</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IMGATVTRXC</td>
<td>GTX_DUAL tile resistor termination calibration supply current</td>
<td>0.1</td>
<td>0.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IMGATVTTRX</td>
<td>GTX_DUAL tile receiver termination supply current(3)</td>
<td>40.3</td>
<td>56.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IMGATVCC</td>
<td>GTX_DUAL tile internal analog supply current</td>
<td>80.5</td>
<td>179.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>MGTRREF</td>
<td>Precision reference resistor for internal calibration termination</td>
<td>59.0 ± 1% tolerance</td>
<td></td>
<td>Ω</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
1. Typical values are specified at nominal voltage, 25°C, with a 3.2 Gb/s line rate.
2. $I_{CC}$ numbers are given per GTX_DUAL tile with both GTX transceivers operating with default settings.
3. AC coupled TX/RX link.
4. Values for currents other than the values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
Table 39: GTX_DUAL Tile Quiescent Supply Current

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Typ(1)</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>IAVTTRQ</td>
<td>Quiescent MGTAVTTRX (transmitter termination) supply current</td>
<td>8.2</td>
<td>21.6</td>
<td>mA</td>
</tr>
<tr>
<td>IAVCCPLLQ</td>
<td>Quiescent MGTAVCCPLL (PLL) supply current</td>
<td>0.8</td>
<td>4.8</td>
<td>mA</td>
</tr>
<tr>
<td>IAVTTRQ</td>
<td>Quiescent MGTAVTTRX (receiver termination) supply current. Includes MGTAVTTRXCO.</td>
<td>1.2</td>
<td>12.0</td>
<td>mA</td>
</tr>
<tr>
<td>IAVCCQ</td>
<td>Quiescent MGTAVCC (analog) supply current</td>
<td>9.0</td>
<td>50.4</td>
<td>mA</td>
</tr>
</tbody>
</table>

Notes:
1. Typical values are specified at nominal voltage, 25°C.
2. Device powered and unconfigured.
3. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
4. GTX_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTX_DUAL tiles in the target TXT or FXT device.

GTX_DUAL Tile DC Input and Output Levels

Table 40 summarizes the DC output specifications of the GTX_DUAL tiles in Virtex-5 FPGAs. Figure 6 shows the single-ended output voltage swing. Figure 7 shows the peak-to-peak differential output voltage. Consult UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide for further details.

Table 40: GTX_DUAL Tile DC Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>DVPPIN</td>
<td>Differential peak-to-peak input voltage</td>
<td>External AC coupled ≤ 4.25 Gb/s</td>
<td>125</td>
<td>1800</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>External AC coupled &gt; 4.25 Gb/s</td>
<td>125</td>
<td>1800</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VIN</td>
<td>Absolute input voltage</td>
<td>DC coupled MGTAVTTRX = 1.2V</td>
<td>−400</td>
<td></td>
<td>MGTAVTTRX +400 up to 1320</td>
<td>mV</td>
</tr>
<tr>
<td>VCMIN</td>
<td>Common mode input voltage</td>
<td>DC coupled MGTAVTTRX = 1.2V</td>
<td>800</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>DVPPOUT</td>
<td>Differential peak-to-peak output voltage(1)</td>
<td>TXBUFDIFFCTRL = 111</td>
<td></td>
<td></td>
<td>1400</td>
<td>mV</td>
</tr>
<tr>
<td>VSEOUT</td>
<td>Single-ended output voltage swing(1)</td>
<td>TXBUFDIFFCTRL = 111</td>
<td></td>
<td></td>
<td>700</td>
<td>mV</td>
</tr>
<tr>
<td>VCMOUT</td>
<td>Common mode output voltage</td>
<td>Equation based MGTAVTTRX = 1.2V</td>
<td>1200</td>
<td>−DVPPOUT/4</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>Rin</td>
<td>Differential input resistance</td>
<td></td>
<td>85</td>
<td>100</td>
<td>120</td>
<td>Ω</td>
</tr>
<tr>
<td>Rout</td>
<td>Differential output resistance</td>
<td></td>
<td>85</td>
<td>100</td>
<td>120</td>
<td>Ω</td>
</tr>
<tr>
<td>TOSKEW</td>
<td>Transmitter output skew</td>
<td></td>
<td>2</td>
<td>8</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>CEXT</td>
<td>Recommended external AC coupling capacitor(2)</td>
<td></td>
<td>75</td>
<td>100</td>
<td>200</td>
<td>nF</td>
</tr>
</tbody>
</table>

Notes:
1. The output swing and preemphasis levels are programmable using the attributes discussed in UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide and can result in values lower than reported in this table.
2. Values outside of this range can be used as appropriate to conform to specific protocols and standards.
Table 41 summarizes the DC specifications of the clock input of the GTX_DUAL tile. Figure 8 shows the single-ended input voltage swing. Figure 9 shows the peak-to-peak differential clock input voltage swing. Consult UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide for further details.

Table 41: GTX_DUAL Tile Clock DC Input Level Specification\(^{(1)}\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>DC Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{\text{DIFF}})</td>
<td>Differential peak-to-peak input voltage</td>
<td></td>
<td>210</td>
<td>800</td>
<td>2000</td>
<td>mV</td>
</tr>
<tr>
<td>(V_{\text{ISE}})</td>
<td>Single-ended input voltage</td>
<td></td>
<td>105</td>
<td>400</td>
<td>1000</td>
<td>mV</td>
</tr>
<tr>
<td>(R_{\text{IN}})</td>
<td>Differential input resistance</td>
<td></td>
<td>90</td>
<td>105</td>
<td>130</td>
<td>Ω</td>
</tr>
<tr>
<td>(C_{\text{EXT}})</td>
<td>Required external AC coupling capacitor</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>nF</td>
</tr>
</tbody>
</table>

Notes:

1. \(V_{\text{MIN}} = 0\)V and \(V_{\text{MAX}} = 1200\)mV

\[ +V \quad 0 \quad -V \]

\[ P \quad N \]

\[ DVPPOUT \]

Figure 7: Peak-to-Peak Differential Output Voltage

\[ +V \quad 0 \quad -V \]

\[ P - N \]

\[ V_{\text{DIFF}} \]

Figure 8: Single-Ended Clock Input Voltage Swing Peak-to-Peak

\[ +V \quad 0 \quad -V \]

\[ P - N \]

\[ V_{\text{DIFF}} \]

Figure 9: Differential Clock Input Voltage Swing Peak-to-Peak
GTX_DUAL Tile Switching Characteristics


Table 42: GTX_DUAL Tile Performance

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGTXMAX</td>
<td>Maximum GTX transceiver data rate</td>
<td>-3</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>4.25</td>
</tr>
<tr>
<td>FGPLLMAX</td>
<td>Maximum PLL frequency</td>
<td>-3</td>
<td>3.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>3.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>3.25</td>
</tr>
<tr>
<td>FGPLLMIN</td>
<td>Minimum PLL frequency</td>
<td>-3</td>
<td>1.48</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>1.48</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>1.48</td>
</tr>
</tbody>
</table>

Table 43: Dynamic Reconfiguration Port (DRP) in the GTX_DUAL Tile Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGTXDRPCLK</td>
<td>GTX DCLK (DRP clock) maximum frequency</td>
<td>-3</td>
<td>200</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>175</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>150</td>
</tr>
</tbody>
</table>

Table 44: GTX_DUAL Tile Reference Clock Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>All Speed Grades</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGCLK</td>
<td>Reference clock frequency range</td>
<td>CLK</td>
<td>Min</td>
<td>60</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Typ</td>
<td>650</td>
</tr>
<tr>
<td>T RCLK</td>
<td>Reference clock rise time</td>
<td>20% – 80%</td>
<td>200</td>
<td>ps</td>
</tr>
<tr>
<td>T FCLK</td>
<td>Reference clock fall time</td>
<td>80% – 20%</td>
<td>200</td>
<td>ps</td>
</tr>
<tr>
<td>TDREF</td>
<td>Reference clock duty cycle</td>
<td>CLK</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>50</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>60</td>
<td>%</td>
</tr>
<tr>
<td>TGJTT</td>
<td>Reference clock total jitter</td>
<td>At 100 KHz</td>
<td>-145</td>
<td>dBC/Hz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At 1 MHz</td>
<td>-150</td>
<td>dBC/Hz</td>
</tr>
<tr>
<td>T LOCK</td>
<td>Clock recovery frequency acquisition time</td>
<td>Initial PLL lock</td>
<td>0.25</td>
<td>ms</td>
</tr>
<tr>
<td>T PHASE</td>
<td>Clock recovery phase acquisition time</td>
<td>Lock to data after PLL has locked to the reference clock</td>
<td>200</td>
<td>μs</td>
</tr>
</tbody>
</table>

Notes:
1. GREFCLK can be used for serial bit rates up to 1 Gb/s; however, Jitter Specifications are not guaranteed when using GREFCLK.
2. GTX_DUAL jitter characteristics measured using a clock with specification TGJTT: A reference clock with higher phase noise can be used with link margin trade off.
3. The selection of the reference clock is application dependent. This parameter describes the quality of the reference clock used during transceiver jitter characterization - see Table 46 and Table 47.

Figure 10: Reference Clock Timing Parameters
Table 45: GTX_DUAL Tile User Clock Switching Characteristics(1)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>FXT</td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>F_TXOUT</td>
<td>TXOUTCLK maximum frequency</td>
<td>Internal 20-bit datapath</td>
<td></td>
<td>325</td>
<td>325</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Internal 16-bit datapath</td>
<td>FXT</td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXT</td>
<td></td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td>F_RXREC</td>
<td>RXRECLCLK maximum frequency</td>
<td>FXT</td>
<td></td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXT</td>
<td></td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td>T_RX</td>
<td>RXUSRCLK maximum frequency</td>
<td>FXT</td>
<td></td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXT</td>
<td></td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td>T_RX2</td>
<td>RXUSRCLK2 maximum frequency</td>
<td>FXT</td>
<td>1 byte interface</td>
<td>375</td>
<td>312.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXT</td>
<td>1 byte interface</td>
<td>-</td>
<td>312.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2 byte interface</td>
<td>406.25</td>
<td>390.625</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4 byte interface</td>
<td>203.125</td>
<td>203.125</td>
</tr>
<tr>
<td>T_TX</td>
<td>TXUSRCLK maximum frequency</td>
<td>FXT</td>
<td></td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXT</td>
<td></td>
<td>406.25</td>
<td>265.625 MHz</td>
</tr>
<tr>
<td>T_TX2</td>
<td>TXUSRCLK2 maximum frequency</td>
<td>FXT</td>
<td>1 byte interface</td>
<td>375</td>
<td>312.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TXT</td>
<td>1 byte interface</td>
<td>-</td>
<td>312.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2 byte interface</td>
<td>406.25</td>
<td>390.625</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4 byte interface</td>
<td>203.125</td>
<td>203.125</td>
</tr>
</tbody>
</table>

Notes:
1. Clocking must be implemented as described in UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide.

Table 46: GTX_DUAL Tile Transmitter Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FGTXTX</td>
<td>Serial data rate range</td>
<td></td>
<td>0.15</td>
<td></td>
<td>FGTXMAX</td>
<td>Gb/s</td>
</tr>
<tr>
<td>T_RTX</td>
<td>TX Rise time</td>
<td>20%–80%</td>
<td>120</td>
<td></td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>T_FTX</td>
<td>TX Fall time</td>
<td>80%–20%</td>
<td>120</td>
<td></td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>T_LLSKEW</td>
<td>TX lane-to-lane skew(1)</td>
<td></td>
<td>350</td>
<td></td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>V_TXOBDPP</td>
<td>Electrical idle amplitude</td>
<td></td>
<td>15</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>T_TXOBD</td>
<td>Electrical idle transition time</td>
<td></td>
<td>75</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_J6.5</td>
<td>Total Jitter(2)</td>
<td>6.5 Gb/s</td>
<td>0.33</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>D_J6.5</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.17</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>T_J5.0</td>
<td>Total Jitter(2)</td>
<td>5.0 Gb/s</td>
<td>0.33</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>D_J5.0</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.15</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>T_J4.25</td>
<td>Total Jitter(2)</td>
<td>4.25 Gb/s</td>
<td>0.33</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>D_J4.25</td>
<td>Deterministic Jitter(2)</td>
<td></td>
<td>0.14</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
</tbody>
</table>
### Table 46: GTX_DUAL Tile Transmitter Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{J3.75}$</td>
<td>Total Jitter$^2$</td>
<td>3.75 Gb/s</td>
<td>0.34</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$D_{J3.75}$</td>
<td>Deterministic Jitter$^2$</td>
<td>0.16</td>
<td></td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$T_{J3.2}$</td>
<td>Total Jitter$^2$</td>
<td>3.2 Gb/s</td>
<td>0.20</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$D_{J3.2}$</td>
<td>Deterministic Jitter$^2$</td>
<td>0.10</td>
<td></td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$T_{J3.2L}$</td>
<td>Total Jitter$^2$</td>
<td>3.2 Gb/s(3)</td>
<td>0.36</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$D_{J3.2L}$</td>
<td>Deterministic Jitter$^2$</td>
<td>0.16</td>
<td></td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$T_{J2.5}$</td>
<td>Total Jitter$^2$</td>
<td>2.5 Gb/s</td>
<td>0.20</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$D_{J2.5}$</td>
<td>Deterministic Jitter$^2$</td>
<td>0.08</td>
<td></td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$T_{J1.25}$</td>
<td>Total Jitter$^2$</td>
<td>1.25 Gb/s</td>
<td>0.15</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$D_{J1.25}$</td>
<td>Deterministic Jitter$^2$</td>
<td>0.06</td>
<td></td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$T_{J750}$</td>
<td>Total Jitter$^2(4)$</td>
<td>750 Mb/s</td>
<td>0.10</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$D_{J750}$</td>
<td>Deterministic Jitter$^2(4)$</td>
<td>0.03</td>
<td></td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$T_{J150}$</td>
<td>Total Jitter$^2(4)$</td>
<td>150 Mb/s</td>
<td>0.02</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>$D_{J150}$</td>
<td>Deterministic Jitter$^2(4)$</td>
<td>0.01</td>
<td></td>
<td></td>
<td></td>
<td>UI</td>
</tr>
</tbody>
</table>

#### Notes:
1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTX_DUAL sites.
2. Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.
3. PLL frequency at 1.6 GHz and OUTDIV = 1.
4. GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.

### Table 47: GTX_DUAL Tile Receiver Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$F_{GTXRX}$</td>
<td>Serial data rate</td>
<td></td>
<td></td>
<td>$F_{GTXMAX}$</td>
<td>Gb/s</td>
</tr>
<tr>
<td></td>
<td>RX oversampler not enabled</td>
<td>0.75</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RX oversampler enabled</td>
<td>0.15</td>
<td></td>
<td>0.75</td>
<td>Gb/s</td>
</tr>
<tr>
<td>$T_{RXELEC IDE}$</td>
<td>Time for RXELEC IDE to respond to loss or restoration of data</td>
<td>OOBDETECT_THRESHOLD = 110</td>
<td>75</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$R_{XOOBVDP}$</td>
<td>OOB detect threshold peak-to-peak</td>
<td>OOBDETECT_THRESHOLD = 110</td>
<td>55</td>
<td>135</td>
<td>mV</td>
</tr>
<tr>
<td>$R_{XSST}$</td>
<td>Receiver spread-spectrum tracking$^{(1)}$</td>
<td>Modulated @ 33 KHz</td>
<td>$-5000$</td>
<td>0</td>
<td>ppm</td>
</tr>
<tr>
<td>$R_{XRL}$</td>
<td>Run length (CID)</td>
<td>Internal AC capacitor bypassed</td>
<td>512</td>
<td>UI</td>
<td></td>
</tr>
<tr>
<td>$R_{XPPMTOL}$</td>
<td>Data/REFCLK PPM offset tolerance$^{(2)}$</td>
<td>CDR 2nd-order loop disabled</td>
<td>$-200$</td>
<td>200</td>
<td>ppm</td>
</tr>
<tr>
<td></td>
<td>CDR 2nd-order loop enabled</td>
<td>$-2000$</td>
<td></td>
<td>2000</td>
<td>ppm</td>
</tr>
</tbody>
</table>

#### SJ Jitter Tolerance$^{(3)}$

<table>
<thead>
<tr>
<th>JT_SJ</th>
<th>Sinusoidal Jitter$^{(4)}$</th>
<th>6.5 Gb/s</th>
<th>0.44</th>
<th></th>
<th>UI</th>
</tr>
</thead>
<tbody>
<tr>
<td>JT_SJ</td>
<td>Sinusoidal Jitter$^{(4)}$</td>
<td>5.0 Gb/s</td>
<td>0.44</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>JT_SJ</td>
<td>Sinusoidal Jitter$^{(4)}$</td>
<td>4.25 Gb/s</td>
<td>0.44</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>JT_SJ</td>
<td>Sinusoidal Jitter$^{(4)}$</td>
<td>3.75 Gb/s</td>
<td>0.44</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>JT_SJ</td>
<td>Sinusoidal Jitter$^{(4)}$</td>
<td>3.2 Gb/s</td>
<td>0.45</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>JT_SJ</td>
<td>Sinusoidal Jitter$^{(4)}$</td>
<td>3.2 Gb/s(5)</td>
<td>0.45</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>JT_SJ</td>
<td>Sinusoidal Jitter$^{(4)}$</td>
<td>2.5 Gb/s</td>
<td>0.50</td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>JT_SJ</td>
<td>Sinusoidal Jitter$^{(4)}$</td>
<td>1.25 Gb/s</td>
<td>0.50</td>
<td></td>
<td>UI</td>
</tr>
</tbody>
</table>
Table 47: GTX_DUAL Tile Receiver Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>JT_SJ750</td>
<td>Sinusoidal Jitter(4)(6) 750 Mb/s</td>
<td>0.57</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
<tr>
<td>JT_SJ150</td>
<td>Sinusoidal Jitter(4)(6) 150 Mb/s</td>
<td>0.57</td>
<td></td>
<td></td>
<td>UI</td>
</tr>
</tbody>
</table>

SJ Jitter Tolerance with Stressed Eye(3)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>JT_TJSE4.25</td>
<td>Total Jitter with Stressed Eye(7)</td>
<td>4.25 Gb/s</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.69</td>
</tr>
<tr>
<td>JT_SJSE4.25</td>
<td>Sinusoidal Jitter with Stressed Eye(7)</td>
<td>4.25 Gb/s</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.1</td>
</tr>
</tbody>
</table>

Notes:
1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±100 ppm resolution results in a maximum offset of 200 ppm between the reference clock and the serial data.
3. All jitter values are based on a Bit Error Ratio of $10^{-12}$.
4. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
5. PLL frequency at 1.6 GHz and OUTDIV = 1.
6. GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.
7. Composite jitter with RX equalizer enabled. DFE disabled.

CRC Block Switching Characteristics

Table 48: CRC Block Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCRC</td>
<td>CRCCLK maximum frequency</td>
<td>-3</td>
<td>325</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>325</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>270</td>
</tr>
</tbody>
</table>

Ethernet MAC Switching Characteristics


Table 49: Maximum Ethernet MAC Performance

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FTEMACCLIENT</td>
<td>Client interface maximum frequency</td>
<td>10 Mb/s – 8-bit width</td>
<td>1.25</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100 Mb/s – 8-bit width</td>
<td>12.5</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1000 Mb/s – 8-bit width</td>
<td>125</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2000 Mb/s – 16-bit width</td>
<td>125</td>
<td>MHz</td>
</tr>
<tr>
<td>FTEMACPHY</td>
<td>Physical interface maximum frequency</td>
<td>10 Mb/s – 4-bit width</td>
<td>2.5</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100 Mb/s – 4-bit width</td>
<td>25</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1000 Mb/s – 8-bit width</td>
<td>125</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2000 Mb/s – 8-bit width</td>
<td>250</td>
<td>MHz</td>
</tr>
</tbody>
</table>

Endpoint Block for PCI Express Designs Switching Characteristics


Table 50: Maximum Performance for PCI Express Designs

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPCIECORE</td>
<td>Core clock maximum frequency</td>
<td>250</td>
<td>MHz</td>
</tr>
<tr>
<td>FPCIEUSER</td>
<td>User clock maximum frequency</td>
<td>250</td>
<td>MHz</td>
</tr>
</tbody>
</table>
### System Monitor Analog-to-Digital Converter Specification

#### Table 51: Analog-to-Digital Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Comments/Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVDD = 2.5V ± 2%, VREFP = 2.5V, VREFN = 0V, ADCCLK = 5.2 MHz, TA = TMIN to TMAX, Typical values at TA=+25°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Accuracy: All external input channels such as VP/VN and VAUXP[15:0]/VAUXN[15:0], Unipolar Mode, and Common Mode = 0V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>Bits</td>
</tr>
<tr>
<td>Integral Nonlinearity</td>
<td>INL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LSBs</td>
</tr>
<tr>
<td>Differential Nonlinearity</td>
<td>DNL</td>
<td>No missing codes (TMIN to TMAX) Guaranteed Monotonic</td>
<td>±2</td>
<td>±0.9</td>
<td></td>
<td>LSBs</td>
</tr>
<tr>
<td>Unipolar Offset Error(1)</td>
<td></td>
<td>Uncalibrated</td>
<td>±2</td>
<td>±30</td>
<td></td>
<td>LSBs</td>
</tr>
<tr>
<td>Bipolar Offset Error(1)</td>
<td></td>
<td>Uncalibrated measured in bipolar mode</td>
<td>±2</td>
<td>±30</td>
<td></td>
<td>LSBs</td>
</tr>
<tr>
<td>Gain Error(1)</td>
<td></td>
<td>Uncalibrated</td>
<td>±0.2</td>
<td>±2</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Bipolar Gain Error(1)</td>
<td></td>
<td>Uncalibrated measured in bipolar mode</td>
<td>±0.2</td>
<td>±2</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Total Unadjusted Error (Uncalibrated)</td>
<td>TUE</td>
<td>Deviation from ideal transfer function. VREFP – VREFN = 2.5V</td>
<td>±10</td>
<td></td>
<td></td>
<td>LSBs</td>
</tr>
<tr>
<td>Total Unadjusted Error (Calibrated)</td>
<td>TUE</td>
<td>Deviation from ideal transfer function. VREFP – VREFN = 2.5V</td>
<td>±1</td>
<td>±2</td>
<td></td>
<td>LSBs</td>
</tr>
<tr>
<td>Calibrated Gain Temperature Coefficient</td>
<td></td>
<td>Variation of FS code with temperature</td>
<td>±0.01</td>
<td></td>
<td></td>
<td>LSB/°C</td>
</tr>
<tr>
<td>DC Common-Mode Reject</td>
<td>CMRRDC</td>
<td>VN = VCM = 0.5V ± 0.5V, VP – VN = 100mV</td>
<td>70</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
</tbody>
</table>

#### Conversion Rate(2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Comments/Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conversion Time - Continuous</td>
<td>tCONV</td>
<td>Number of CLK cycles</td>
<td>26</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Conversion Time - Event</td>
<td>tCONV</td>
<td>Number of CLK cycles</td>
<td>21</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T/H Acquisition Time</td>
<td>tACQ</td>
<td>Number of CLK cycles</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRP Clock Frequency</td>
<td>DCLK</td>
<td>DRP clock frequency</td>
<td>8</td>
<td>250</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>ADC Clock Frequency</td>
<td>ADCCLK</td>
<td>Derived from DCLK</td>
<td>1</td>
<td>5.2</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>CLK Duty cycle</td>
<td></td>
<td></td>
<td>40</td>
<td>60</td>
<td></td>
<td>%</td>
</tr>
</tbody>
</table>

#### Analog Inputs(3)

<table>
<thead>
<tr>
<th>Dedicated Analog Inputs Input Voltage Range VP - VN</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Unipolar Operation</td>
<td>0</td>
<td>1</td>
<td>Volts</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Inputs</td>
<td>−0.25</td>
<td>+0.25</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Unipolar Common Mode Range (FS input)</td>
<td>0</td>
<td>+0.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Common Mode Range (FS input)</td>
<td>+0.3</td>
<td>+0.7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth</td>
<td></td>
<td>20</td>
<td>MHz</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Auxiliary Analog Inputs Input Voltage Range VAUXP[15:0]/VAUXN[15:0]</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Unipolar Operation</td>
<td>0</td>
<td>1</td>
<td>Volts</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Operation</td>
<td>−0.25</td>
<td>+0.25</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Unipolar Common Mode Range (FS input)</td>
<td>0</td>
<td>+0.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Common Mode Range (FS input)</td>
<td>+0.3</td>
<td>+0.7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth</td>
<td></td>
<td>10</td>
<td>kHz</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| Input Leakage Current | A/D not converting, ADCCLK stopped | | ±1.0 | | | μA |
| Input Capacitance | | | 10 | | | pF |
| On-chip Supply Monitor Error | VCCINT and VCCAUX with calibration enabled | | ±1.0 | | | % Reading |
| On-chip Temperature Monitor Error | −40°C to +125°C with calibration enabled | | ±4 | | | °C |
Table 51: Analog-to-Digital Specifications (Cont'd)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Comments/Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>External Reference Inputs(4)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Positive Reference Input Voltage Range</td>
<td>$V_{REFP}$</td>
<td>Measured Relative to $V_{REFN}$</td>
<td>2.45</td>
<td>2.5</td>
<td>2.55</td>
<td>Volts</td>
</tr>
<tr>
<td>Negative Reference Input Voltage Range</td>
<td>$V_{REFN}$</td>
<td>Measured Relative to AGND</td>
<td>–50</td>
<td>0</td>
<td>100</td>
<td>mV</td>
</tr>
<tr>
<td>Input current</td>
<td>$I_{REF}$</td>
<td>ADCCLK = 5.2 MHz</td>
<td></td>
<td></td>
<td>100</td>
<td>µA</td>
</tr>
<tr>
<td>Power Requirements</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog Power Supply</td>
<td>$AV_{DD}$</td>
<td>Measured Relative to $AV_{SS}$</td>
<td>2.45</td>
<td>2.5</td>
<td>2.55</td>
<td>Volts</td>
</tr>
<tr>
<td>Analog Supply Current</td>
<td>$AI_{DD}$</td>
<td>ADCCLK = 5.2 MHz</td>
<td>5</td>
<td></td>
<td>13</td>
<td>mA</td>
</tr>
</tbody>
</table>

Notes:
1. Offset and gain errors are removed by enabling the System Monitor automatic gain calibration feature. See UG192: Virtex-5 FPGA System Monitor User Guide.
4. Any variation in the reference voltage from the nominal $V_{REFP} = 2.5V$ and $V_{REFN} = 0V$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing the supply voltage and reference to vary by ±2% is permitted.
Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-5 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the Switching Characteristics, page 30. Table 52 shows internal (register-to-register) performance.

Table 52: Register-to-Register Performance

<table>
<thead>
<tr>
<th>Description</th>
<th>Register-to-Register (with I/O Delays)</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Speed Grade</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>Basic Functions</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16:1 Multiplexer</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>32:1 Multiplexer</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>64:1 Multiplexer</td>
<td>511</td>
<td>467</td>
</tr>
<tr>
<td>9 x 9 Logic Multiplier with 4 pipe stages</td>
<td>468</td>
<td>438</td>
</tr>
<tr>
<td>9 x 9 Logic Multiplier with 5 pipe stages</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>16-bit Adder</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>32-bit Adder</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>64-bit Adder</td>
<td>423</td>
<td>377</td>
</tr>
<tr>
<td>Register to LUT to Register</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>16-bit Counter</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>32-bit Counter</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>64-bit Counter</td>
<td>428</td>
<td>381</td>
</tr>
<tr>
<td>Memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cascaded block RAM (64K)</td>
<td>500</td>
<td>450</td>
</tr>
<tr>
<td>Block RAM Pipelined</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Single-Port 512 x 36 bits</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>Single-Port 4096 x 4 bits</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>Dual-Port A: 4096 x 4 bits and B: 1024 x 18 bits</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>Distributed RAM</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Single-Port 16 x 8</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>Single-Port 32 x 8</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>Single-Port 64 x 8</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>Dual-Port 16 x 8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Shift Register Chain</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-bit</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>32-bit</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>64-bit</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td><strong>Dedicated Arithmetic Logic</strong></td>
<td><strong>Description</strong></td>
<td><strong>Speed Grade</strong></td>
</tr>
<tr>
<td>-------------------------------</td>
<td>-----------------</td>
<td>-----------------</td>
</tr>
<tr>
<td></td>
<td>DSP48E Quad 12-bit Adder/Subtractor</td>
<td>-3</td>
</tr>
<tr>
<td></td>
<td>DSP48E Dual 24-bit Adder/Subtractor</td>
<td>550</td>
</tr>
<tr>
<td></td>
<td>DSP48E 48-bit Adder/Subtractor</td>
<td>550</td>
</tr>
<tr>
<td></td>
<td>DSP48E 48-bit Counter</td>
<td>550</td>
</tr>
<tr>
<td></td>
<td>DSP48E 48-bit Comparator</td>
<td>550</td>
</tr>
<tr>
<td></td>
<td>DSP48E 25 x 18 bit Pipelined Multiplier</td>
<td>550</td>
</tr>
<tr>
<td></td>
<td>DSP48E Direct 4-tap FIR Filter Pipelined</td>
<td>510</td>
</tr>
<tr>
<td></td>
<td>DSP48E Systolic n-tap FIR Filter Pipelined</td>
<td>550</td>
</tr>
</tbody>
</table>

**Notes:**
1. Device used is the XC5VLX50T-FF1136

<table>
<thead>
<tr>
<th><strong>Table 53: Interface Performances</strong></th>
<th><strong>Description</strong></th>
<th><strong>Speed Grade</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Networking Applications</strong></td>
<td>SFI-4.1 (SDR LVDS Interface)(^{(1)})</td>
<td>710 MHz</td>
</tr>
<tr>
<td></td>
<td>SPI-4.2 (DDR LVDS Interface)(^{(2)})</td>
<td>1.25 Gb/s</td>
</tr>
<tr>
<td><strong>Memory Interfaces</strong></td>
<td>DDR(^{(3)})</td>
<td>200 MHz</td>
</tr>
<tr>
<td></td>
<td>DDR2(^{(4)})</td>
<td>333 MHz</td>
</tr>
<tr>
<td></td>
<td>QDR II SRAM(^{(5)})</td>
<td>300 MHz</td>
</tr>
<tr>
<td></td>
<td>RLDRAM II(^{(6)})</td>
<td>333 MHz</td>
</tr>
</tbody>
</table>

**Notes:**
1. Performance defined using design implementation described in application note XAPP856: SFI-4.1 16-Channel SDR Interface with Bus Alignment
2. Performance defined using design implementation described in application note XAPP860: 16-Channel, DDR LVDS Interface with Real-time Window Monitoring
3. Performance defined using design implementation described in application note XAPP851: DDR SDRAM Controller
4. Performance defined using design implementation described in application note XAPP858: High-Performance DDR2 SDRAM Interface Data Capture
5. Performance defined using design implementation described in application note XAPP853: QDRII SRAM Interface
6. Performance defined using design implementation described in application note XAPP852: Synthesizable RLDRAM II Controller
Switching Characteristics

All values represented in this data sheet are based on speed specification version 1.62. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

**Advance**
These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

**Preliminary**
These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

**Production**
These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

Table 54 correlates the current status of each Virtex-5 device on a per speed grade basis.

### Table 54: Virtex-5 Device Speed Grade Designations

<table>
<thead>
<tr>
<th>Device</th>
<th>Speed Grade Designations</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Advance</td>
</tr>
<tr>
<td>XC5VLX20T</td>
<td></td>
</tr>
<tr>
<td>XC5VLX30</td>
<td></td>
</tr>
<tr>
<td>XC5VLX30T</td>
<td></td>
</tr>
<tr>
<td>XC5VLX50</td>
<td></td>
</tr>
<tr>
<td>XC5VLX50T</td>
<td></td>
</tr>
<tr>
<td>XC5VLX85</td>
<td></td>
</tr>
<tr>
<td>XC5VLX85T</td>
<td></td>
</tr>
<tr>
<td>XC5VLX110</td>
<td></td>
</tr>
<tr>
<td>XC5VLX110T</td>
<td></td>
</tr>
<tr>
<td>XC5VLX155</td>
<td></td>
</tr>
<tr>
<td>XC5VLX155T</td>
<td></td>
</tr>
<tr>
<td>XC5VLX220</td>
<td></td>
</tr>
<tr>
<td>XC5VLX220T</td>
<td></td>
</tr>
<tr>
<td>XC5VLX330</td>
<td></td>
</tr>
<tr>
<td>XC5VLX330T</td>
<td></td>
</tr>
<tr>
<td>XC5VSX35T</td>
<td></td>
</tr>
<tr>
<td>XC5VSX50T</td>
<td></td>
</tr>
<tr>
<td>XC5VSX95T</td>
<td></td>
</tr>
<tr>
<td>XC5VSX240T</td>
<td></td>
</tr>
<tr>
<td>XC5VTX150T</td>
<td></td>
</tr>
<tr>
<td>XC5VTX240T</td>
<td></td>
</tr>
<tr>
<td>XC5VFX30T</td>
<td></td>
</tr>
<tr>
<td>XC5VFX70T</td>
<td></td>
</tr>
<tr>
<td>XC5VFX100T</td>
<td></td>
</tr>
<tr>
<td>XC5VFX130T</td>
<td></td>
</tr>
<tr>
<td>XC5VFX200T</td>
<td></td>
</tr>
</tbody>
</table>

Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-5 devices.
Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. Table 55 lists the production released Virtex-5 family member, speed grade, and the minimum corresponding supported speed specification version and ISE® software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

<table>
<thead>
<tr>
<th>Device</th>
<th>Speed Grade Designations</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC5VLX20T</td>
<td>N/A ISE 10.1 SP2 v1.61</td>
</tr>
<tr>
<td>XC5VLX30</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX30T</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX50</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX50T</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX85</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX85T</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX110</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX110T</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX155</td>
<td>ISE 10.1 SP2 v1.61</td>
</tr>
<tr>
<td>XC5VLX155T</td>
<td>ISE 10.1 SP2 v1.61</td>
</tr>
<tr>
<td>XC5VLX220</td>
<td>N/A ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX220T</td>
<td>N/A ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX330</td>
<td>N/A ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VLX330T</td>
<td>N/A ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VSX35T</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VSX50T</td>
<td>ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VSX95T</td>
<td>N/A ISE 9.2i SP4 v1.58</td>
</tr>
<tr>
<td>XC5VSX240T</td>
<td>N/A ISE 10.1 SP3 v1.63</td>
</tr>
<tr>
<td>XC5VTX150T</td>
<td>N/A ISE 10.1 SP3 v1.63</td>
</tr>
<tr>
<td>XC5VTX240T</td>
<td>N/A ISE 10.1 SP3 v1.63</td>
</tr>
<tr>
<td>XC5VFX30T</td>
<td>ISE 10.1 SP3 v1.63</td>
</tr>
<tr>
<td>XC5VFX70T</td>
<td>ISE 10.1 SP3 v1.63</td>
</tr>
<tr>
<td>XC5VFX100T</td>
<td>ISE 10.1 SP3 v1.63</td>
</tr>
<tr>
<td>XC5VFX130T</td>
<td>ISE 10.1 SP3 v1.63</td>
</tr>
<tr>
<td>XC5VFX200T</td>
<td>N/A ISE 10.1 SP3 v1.63</td>
</tr>
</tbody>
</table>

Notes:
1. Blank entries indicate a device and/or speed grade in advance or preliminary status.
**IOB Pad Input/Output/3-State Switching Characteristics**

Table 56 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

\( T_{\text{IOP}} \) is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

\( T_{\text{OOP}} \) is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

\( T_{\text{OTP}} \) is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

Table 57 summarizes the value of \( T_{\text{OTPHZ}} \). \( T_{\text{OTPHZ}} \) is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

### Table 56: IOB Switching Characteristics

<table>
<thead>
<tr>
<th>I/O Standard</th>
<th>( T_{\text{IOP}} ) Speed Grade</th>
<th>( T_{\text{OOP}} ) Speed Grade</th>
<th>( T_{\text{OTP}} ) Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-3 -2 -1</td>
<td>-3 -2 -1</td>
<td>-3 -2 -1</td>
<td></td>
</tr>
<tr>
<td>LVDS_25</td>
<td>0.80 0.90 1.06</td>
<td>1.13 1.29 1.44</td>
<td>1.13 1.29 1.44</td>
<td>ns</td>
</tr>
<tr>
<td>LVDSEXT_25</td>
<td>1.01 1.16 1.30</td>
<td>1.17 1.34 1.49</td>
<td>1.17 1.34 1.49</td>
<td>ns</td>
</tr>
<tr>
<td>HT_25</td>
<td>0.80 0.90 1.06</td>
<td>1.10 1.26 1.40</td>
<td>1.10 1.26 1.40</td>
<td>ns</td>
</tr>
<tr>
<td>BLVDS_25</td>
<td>0.80 0.90 1.06</td>
<td>1.24 1.38 1.58</td>
<td>1.24 1.38 1.58</td>
<td>ns</td>
</tr>
<tr>
<td>RSDS_25 (point to point)</td>
<td>0.80 0.90 1.06</td>
<td>1.13 1.29 1.44</td>
<td>1.13 1.29 1.44</td>
<td>ns</td>
</tr>
<tr>
<td>ULVDS_25</td>
<td>0.80 0.90 1.06</td>
<td>1.10 1.27 1.41</td>
<td>1.10 1.27 1.41</td>
<td>ns</td>
</tr>
<tr>
<td>PCI33_3</td>
<td>0.62 0.70 0.82</td>
<td>1.85 2.06 2.38</td>
<td>1.85 2.06 2.38</td>
<td>ns</td>
</tr>
<tr>
<td>PCI66_3</td>
<td>0.62 0.70 0.82</td>
<td>1.85 2.06 2.38</td>
<td>1.85 2.06 2.38</td>
<td>ns</td>
</tr>
<tr>
<td>PCI-X</td>
<td>0.62 0.70 0.82</td>
<td>1.40 1.56 1.80</td>
<td>1.40 1.56 1.80</td>
<td>ns</td>
</tr>
<tr>
<td>GTL</td>
<td>0.76 0.85 1.00</td>
<td>1.47 1.63 1.86</td>
<td>1.47 1.63 1.86</td>
<td>ns</td>
</tr>
<tr>
<td>GTLP</td>
<td>0.76 0.85 1.00</td>
<td>1.51 1.68 1.93</td>
<td>1.51 1.68 1.93</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_I</td>
<td>0.76 0.85 1.00</td>
<td>1.42 1.57 1.79</td>
<td>1.42 1.57 1.79</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_II</td>
<td>0.76 0.85 1.00</td>
<td>1.39 1.53 1.74</td>
<td>1.39 1.53 1.74</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_III</td>
<td>0.76 0.85 1.00</td>
<td>1.44 1.60 1.85</td>
<td>1.44 1.60 1.85</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_IV</td>
<td>0.76 0.85 1.00</td>
<td>1.44 1.60 1.83</td>
<td>1.44 1.60 1.83</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_1_18</td>
<td>0.76 0.85 1.00</td>
<td>1.40 1.55 1.77</td>
<td>1.40 1.55 1.77</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_II_18</td>
<td>0.76 0.85 1.00</td>
<td>1.36 1.51 1.72</td>
<td>1.36 1.51 1.72</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_III_18</td>
<td>0.76 0.85 1.00</td>
<td>1.45 1.61 1.85</td>
<td>1.45 1.61 1.85</td>
<td>ns</td>
</tr>
<tr>
<td>HSTL_IV_18</td>
<td>0.76 0.85 1.00</td>
<td>1.41 1.57 1.81</td>
<td>1.41 1.57 1.81</td>
<td>ns</td>
</tr>
<tr>
<td>SSTL2_I</td>
<td>0.76 0.85 1.00</td>
<td>1.48 1.64 1.87</td>
<td>1.48 1.64 1.87</td>
<td>ns</td>
</tr>
<tr>
<td>SSTL2_II</td>
<td>0.76 0.85 1.00</td>
<td>1.40 1.55 1.76</td>
<td>1.40 1.55 1.76</td>
<td>ns</td>
</tr>
<tr>
<td>LVTTTL, Slow, 2 mA</td>
<td>0.62 0.70 0.82</td>
<td>4.10 4.47 5.01</td>
<td>4.10 4.47 5.01</td>
<td>ns</td>
</tr>
<tr>
<td>LVTTTL, Slow, 4 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.87 3.09 3.41</td>
<td>2.87 3.09 3.41</td>
<td>ns</td>
</tr>
<tr>
<td>LVTTTL, Slow, 6 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.66 2.91 3.29</td>
<td>2.66 2.91 3.29</td>
<td>ns</td>
</tr>
<tr>
<td>LVTTTL, Slow, 8 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.09 2.30 2.61</td>
<td>2.09 2.30 2.61</td>
<td>ns</td>
</tr>
<tr>
<td>LVTTTL, Slow, 12 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.94 2.15 2.46</td>
<td>1.94 2.15 2.46</td>
<td>ns</td>
</tr>
<tr>
<td>LVTTTL, Slow, 16 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.84 2.04 2.34</td>
<td>1.84 2.04 2.34</td>
<td>ns</td>
</tr>
<tr>
<td>LVTTTL, Slow, 24 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.87 2.07 2.38</td>
<td>1.87 2.07 2.38</td>
<td>ns</td>
</tr>
</tbody>
</table>
Table 56: IOB Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>I/O Standard</th>
<th>$T_{I0PI}$</th>
<th>$T_{I0OP}$</th>
<th>$T_{IOTP}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Speed Grade</td>
<td>Speed Grade</td>
<td>Speed Grade</td>
</tr>
<tr>
<td></td>
<td>-3  -2 -1</td>
<td>-3  -2 -1</td>
<td>-3  -2 -1</td>
</tr>
<tr>
<td>LVTTL, Fast, 2 mA</td>
<td>0.62 0.70 0.82</td>
<td>3.32 3.61 4.05</td>
<td>3.32 3.61 4.05</td>
</tr>
<tr>
<td>LVTTL, Fast, 4 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.32 2.55 2.90</td>
<td>2.32 2.55 2.90</td>
</tr>
<tr>
<td>LVTTL, Fast, 6 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.10 2.31 2.63</td>
<td>2.10 2.31 2.63</td>
</tr>
<tr>
<td>LVTTL, Fast, 8 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.65 1.82 2.09</td>
<td>1.65 1.82 2.09</td>
</tr>
<tr>
<td>LVTTL, Fast, 12 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.47 1.63 1.89</td>
<td>1.47 1.63 1.89</td>
</tr>
<tr>
<td>LVTTL, Fast, 16 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.41 1.57 1.81</td>
<td>1.41 1.57 1.81</td>
</tr>
<tr>
<td>LVTTL, Fast, 24 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.36 1.52 1.74</td>
<td>1.36 1.52 1.74</td>
</tr>
<tr>
<td>LVCMOS33, Slow, 2 mA</td>
<td>0.62 0.70 0.82</td>
<td>3.63 3.96 4.44</td>
<td>3.63 3.96 4.44</td>
</tr>
<tr>
<td>LVCMOS33, Slow, 4 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.82 3.09 3.49</td>
<td>2.82 3.09 3.49</td>
</tr>
<tr>
<td>LVCMOS33, Slow, 6 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.61 2.86 3.24</td>
<td>2.61 2.86 3.24</td>
</tr>
<tr>
<td>LVCMOS33, Slow, 8 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.06 2.26 2.57</td>
<td>2.06 2.26 2.57</td>
</tr>
<tr>
<td>LVCMOS33, Slow, 12 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.95 2.14 2.42</td>
<td>1.95 2.14 2.42</td>
</tr>
<tr>
<td>LVCMOS33, Slow, 16 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.86 2.04 2.31</td>
<td>1.86 2.04 2.31</td>
</tr>
<tr>
<td>LVCMOS33, Slow, 24 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.87 2.07 2.35</td>
<td>1.87 2.07 2.35</td>
</tr>
<tr>
<td>LVCMOS33, Fast, 2 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.94 3.20 3.59</td>
<td>2.94 3.20 3.59</td>
</tr>
<tr>
<td>LVCMOS33, Fast, 4 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.27 2.50 2.84</td>
<td>2.27 2.50 2.84</td>
</tr>
<tr>
<td>LVCMOS33, Fast, 6 mA</td>
<td>0.62 0.70 0.82</td>
<td>2.06 2.27 2.59</td>
<td>2.06 2.27 2.59</td>
</tr>
<tr>
<td>LVCMOS33, Fast, 8 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.61 1.79 2.05</td>
<td>1.61 1.79 2.05</td>
</tr>
<tr>
<td>LVCMOS33, Fast, 12 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.45 1.61 1.86</td>
<td>1.45 1.61 1.86</td>
</tr>
<tr>
<td>LVCMOS33, Fast, 16 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.40 1.56 1.80</td>
<td>1.40 1.56 1.80</td>
</tr>
<tr>
<td>LVCMOS33, Fast, 24 mA</td>
<td>0.62 0.70 0.82</td>
<td>1.35 1.51 1.74</td>
<td>1.35 1.51 1.74</td>
</tr>
<tr>
<td>LVCMOS25, Slow, 2 mA</td>
<td>0.61 0.70 0.82</td>
<td>3.67 3.97 4.42</td>
<td>3.67 3.97 4.42</td>
</tr>
<tr>
<td>LVCMOS25, Slow, 4 mA</td>
<td>0.61 0.70 0.82</td>
<td>2.37 2.60 2.94</td>
<td>2.37 2.60 2.94</td>
</tr>
<tr>
<td>LVCMOS25, Slow, 6 mA</td>
<td>0.61 0.70 0.82</td>
<td>2.19 2.41 2.74</td>
<td>2.19 2.41 2.74</td>
</tr>
<tr>
<td>LVCMOS25, Slow, 8 mA</td>
<td>0.61 0.70 0.82</td>
<td>2.05 2.26 2.56</td>
<td>2.05 2.26 2.56</td>
</tr>
<tr>
<td>LVCMOS25, Slow, 12 mA</td>
<td>0.61 0.70 0.82</td>
<td>2.10 2.31 2.63</td>
<td>2.10 2.31 2.63</td>
</tr>
<tr>
<td>LVCMOS25, Slow, 16 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.84 2.02 2.30</td>
<td>1.84 2.02 2.30</td>
</tr>
<tr>
<td>LVCMOS25, Slow, 24 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.83 2.04 2.34</td>
<td>1.83 2.04 2.34</td>
</tr>
<tr>
<td>LVCMOS25, Fast, 2 mA</td>
<td>0.61 0.70 0.82</td>
<td>3.14 3.41 3.82</td>
<td>3.14 3.41 3.82</td>
</tr>
<tr>
<td>LVCMOS25, Fast, 4 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.89 2.08 2.37</td>
<td>1.89 2.08 2.37</td>
</tr>
<tr>
<td>LVCMOS25, Fast, 6 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.74 1.92 2.20</td>
<td>1.74 1.92 2.20</td>
</tr>
<tr>
<td>LVCMOS25, Fast, 8 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.66 1.83 2.09</td>
<td>1.66 1.83 2.09</td>
</tr>
<tr>
<td>LVCMOS25, Fast, 12 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.52 1.69 1.94</td>
<td>1.52 1.69 1.94</td>
</tr>
<tr>
<td>LVCMOS25, Fast, 16 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.43 1.60 1.85</td>
<td>1.43 1.60 1.85</td>
</tr>
<tr>
<td>LVCMOS25, Fast, 24 mA</td>
<td>0.61 0.70 0.82</td>
<td>1.40 1.54 1.76</td>
<td>1.40 1.54 1.76</td>
</tr>
</tbody>
</table>
### Table 56: IOB Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>I/O Standard</th>
<th>$T_{\text{IOPI}}$</th>
<th>$T_{\text{IOOP}}$</th>
<th>$T_{\text{IOTP}}$</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Speed Grade</td>
<td>Speed Grade</td>
<td>Speed Grade</td>
<td></td>
</tr>
<tr>
<td>LVCMOS18, Slow, 2 mA</td>
<td>0.67  0.76  0.89</td>
<td>4.20  4.56  5.09</td>
<td>4.20  4.56  5.09</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Slow, 4 mA</td>
<td>0.67  0.76  0.89</td>
<td>3.03  3.32  3.75</td>
<td>3.03  3.32  3.75</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Slow, 6 mA</td>
<td>0.67  0.76  0.89</td>
<td>2.37  2.61  2.97</td>
<td>2.37  2.61  2.97</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Slow, 8 mA</td>
<td>0.67  0.76  0.89</td>
<td>2.15  2.37  2.69</td>
<td>2.15  2.37  2.69</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Slow, 12 mA</td>
<td>0.67  0.76  0.89</td>
<td>1.95  2.16  2.47</td>
<td>1.95  2.16  2.47</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Slow, 16 mA</td>
<td>0.67  0.76  0.89</td>
<td>1.93  2.14  2.45</td>
<td>1.93  2.14  2.45</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Fast, 2 mA</td>
<td>0.67  0.76  0.89</td>
<td>3.41  3.71  4.16</td>
<td>3.41  3.71  4.16</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Fast, 4 mA</td>
<td>0.67  0.76  0.89</td>
<td>2.36  2.61  2.98</td>
<td>2.36  2.61  2.98</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Fast, 6 mA</td>
<td>0.67  0.76  0.89</td>
<td>1.87  2.06  2.35</td>
<td>1.87  2.06  2.35</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Fast, 8 mA</td>
<td>0.67  0.76  0.89</td>
<td>1.69  1.87  2.13</td>
<td>1.69  1.87  2.13</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Fast, 12 mA</td>
<td>0.67  0.76  0.89</td>
<td>1.51  1.68  1.93</td>
<td>1.51  1.68  1.93</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS18, Fast, 16 mA</td>
<td>0.67  0.76  0.89</td>
<td>1.44  1.61  1.86</td>
<td>1.44  1.61  1.86</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Slow, 2 mA</td>
<td>0.73  0.83  0.98</td>
<td>3.50  3.84  4.34</td>
<td>3.50  3.84  4.34</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Slow, 4 mA</td>
<td>0.73  0.83  0.98</td>
<td>2.17  2.40  2.74</td>
<td>2.17  2.40  2.74</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Slow, 6 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.99  2.20  2.52</td>
<td>1.99  2.20  2.52</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Slow, 8 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.91  2.12  2.43</td>
<td>1.91  2.12  2.43</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Slow, 12 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.74  1.95  2.25</td>
<td>1.74  1.95  2.25</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Slow, 16 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.71  1.91  2.20</td>
<td>1.71  1.91  2.20</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Fast, 2 mA</td>
<td>0.73  0.83  0.98</td>
<td>2.80  3.07  3.48</td>
<td>2.80  3.07  3.48</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Fast, 4 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.76  1.95  2.23</td>
<td>1.76  1.95  2.23</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Fast, 6 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.62  1.80  2.06</td>
<td>1.62  1.80  2.06</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Fast, 8 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.57  1.74  2.00</td>
<td>1.57  1.74  2.00</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Fast, 12 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.43  1.60  1.86</td>
<td>1.43  1.60  1.86</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS15, Fast, 16 mA</td>
<td>0.73  0.83  0.98</td>
<td>1.37  1.53  1.77</td>
<td>1.37  1.53  1.77</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Slow, 2 mA</td>
<td>0.84  0.96  1.14</td>
<td>3.58  3.98  4.58</td>
<td>3.58  3.98  4.58</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Slow, 4 mA</td>
<td>0.84  0.96  1.14</td>
<td>2.10  2.33  2.66</td>
<td>2.10  2.33  2.66</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Slow, 6 mA</td>
<td>0.84  0.96  1.14</td>
<td>2.00  2.18  2.45</td>
<td>2.00  2.18  2.45</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Slow, 8 mA</td>
<td>0.84  0.96  1.14</td>
<td>1.91  2.14  2.48</td>
<td>1.91  2.14  2.48</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Fast, 2 mA</td>
<td>0.84  0.96  1.14</td>
<td>3.05  3.38  3.87</td>
<td>3.05  3.38  3.87</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Fast, 4 mA</td>
<td>0.84  0.96  1.14</td>
<td>1.71  1.91  2.20</td>
<td>1.71  1.91  2.20</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Fast, 6 mA</td>
<td>0.84  0.96  1.14</td>
<td>1.58  1.78  2.08</td>
<td>1.58  1.78  2.08</td>
<td>ns</td>
</tr>
<tr>
<td>LVCMOS12, Fast, 8 mA</td>
<td>0.84  0.96  1.14</td>
<td>1.52  1.70  1.97</td>
<td>1.52  1.70  1.97</td>
<td>ns</td>
</tr>
<tr>
<td>LVCDCI_33</td>
<td>0.62  0.70  0.82</td>
<td>1.50  1.66  1.90</td>
<td>1.50  1.66  1.90</td>
<td>ns</td>
</tr>
<tr>
<td>LVCDCI_25</td>
<td>0.61  0.70  0.82</td>
<td>1.55  1.71  1.93</td>
<td>1.55  1.71  1.93</td>
<td>ns</td>
</tr>
<tr>
<td>LVCDCI_18</td>
<td>0.67  0.76  0.89</td>
<td>1.65  1.78  1.99</td>
<td>1.65  1.78  1.99</td>
<td>ns</td>
</tr>
<tr>
<td>LVCDCI_15</td>
<td>0.73  0.83  0.98</td>
<td>1.58  1.75  2.02</td>
<td>1.58  1.75  2.02</td>
<td>ns</td>
</tr>
</tbody>
</table>
### Table 56: IOB Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>I/O Standard</th>
<th>$T_{IOPI}$</th>
<th>$T_{IOOP}$</th>
<th>$T_{IOTP}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Speed Grade</td>
<td>Speed Grade</td>
<td>Speed Grade</td>
</tr>
<tr>
<td></td>
<td>-3</td>
<td>-2</td>
<td>-1</td>
</tr>
<tr>
<td>LVDCI_DV2_25</td>
<td>0.61</td>
<td>0.70</td>
<td>0.82</td>
</tr>
<tr>
<td>LVDCI_DV2_18</td>
<td>0.67</td>
<td>0.76</td>
<td>0.89</td>
</tr>
<tr>
<td>LVDCI_DV2_15</td>
<td>0.73</td>
<td>0.83</td>
<td>0.98</td>
</tr>
<tr>
<td>GTL_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>GTLP_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>LVPECL_25</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>HSTL_I_12</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_I_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_II_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_II_T_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_III_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_IV_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_I_DCI_18</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_II_DCI_18</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_II_T_DCI_18</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_III_DCI_18</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>HSTL_IV_DCI_18</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>DIFF_HSTL_I_18</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>DIFF_HSTL_I_DCI_18</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>DIFF_HSTL_I</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>DIFF_HSTL_I_DCI</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>DIFF_HSTL_II_18</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>DIFF_HSTL_II_DCI_18</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>DIFF_HSTL_II</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>DIFF_HSTL_II_DCI</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
</tr>
<tr>
<td>SSTL2_I_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>SSTL2_II_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>SSTL2_II_T_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>SSTL18_I</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>SSTL18_II</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>SSTL18_I_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>SSTL18_II_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>SSTL18_II_T_DCI</td>
<td>0.76</td>
<td>0.85</td>
<td>1.00</td>
</tr>
</tbody>
</table>
Table 56: IOB Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>I/O Standard</th>
<th>( T_{\text{IOPI}} )</th>
<th>( T_{\text{IOOP}} )</th>
<th>( T_{\text{IOTP}} )</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Speed Grade</td>
<td>Speed Grade</td>
<td>Speed Grade</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-3</td>
<td>-2</td>
<td>-1</td>
<td>-3</td>
</tr>
<tr>
<td>DIFF_SSTL2_I</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.48</td>
</tr>
<tr>
<td>DIFF_SSTL2_I_DCI</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.42</td>
</tr>
<tr>
<td>DIFF_SSTL18_I</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.46</td>
</tr>
<tr>
<td>DIFF_SSTL18_I_DCI</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.39</td>
</tr>
<tr>
<td>DIFF_SSTL2_II</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.40</td>
</tr>
<tr>
<td>DIFF_SSTL2_II_DCI</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.34</td>
</tr>
<tr>
<td>DIFF_SSTL18_II</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.39</td>
</tr>
<tr>
<td>DIFF_SSTL18_II_DCI</td>
<td>0.80</td>
<td>0.90</td>
<td>1.06</td>
<td>1.30</td>
</tr>
</tbody>
</table>

Table 57: IOB 3-state ON Output Switching Characteristics (\( T_{\text{IOTP}HZ} \))

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{\text{IOTP}HZ} )</td>
<td>T input to Pad high-impedance</td>
<td>0.88</td>
<td>1.01</td>
</tr>
</tbody>
</table>
I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

Table 58 shows the test setup parameters used for measuring input delay.

Table 58: Input Delay Measurement Methodology

<table>
<thead>
<tr>
<th>Description</th>
<th>I/O Standard Attribute</th>
<th>$V_L^{(1,2)}$</th>
<th>$V_H^{(1,2)}$</th>
<th>$V_{MEAS}^{(1,4,5)}$</th>
<th>$V_{REF}^{(1,3,5)}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVTTL (Low-Voltage Transistor-Transistor Logic)</td>
<td>LVTTL</td>
<td>0</td>
<td>3.0</td>
<td>1.4</td>
<td>–</td>
</tr>
<tr>
<td>LVCMOS (Low-Voltage CMOS), 3.3V</td>
<td>LVCMOS33</td>
<td>0</td>
<td>3.3</td>
<td>1.65</td>
<td>–</td>
</tr>
<tr>
<td>LVCMOS, 2.5V</td>
<td>LVCMOS25</td>
<td>0</td>
<td>2.5</td>
<td>1.25</td>
<td>–</td>
</tr>
<tr>
<td>LVCMOS, 1.8V</td>
<td>LVCMOS18</td>
<td>0</td>
<td>1.8</td>
<td>0.9</td>
<td>–</td>
</tr>
<tr>
<td>LVCMOS, 1.5V</td>
<td>LVCMOS15</td>
<td>0</td>
<td>1.5</td>
<td>0.75</td>
<td>–</td>
</tr>
<tr>
<td>LVCMOS, 1.2V</td>
<td>LVCMOS12</td>
<td>0</td>
<td>1.2</td>
<td>0.6</td>
<td>–</td>
</tr>
<tr>
<td>PCI (Peripheral Component Interconnect), 33 MHz, 3.3V</td>
<td>PCI33_3</td>
<td>Per PCI™ Specification</td>
<td>–</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI, 66 MHz, 3.3V</td>
<td>PCI66_3</td>
<td>Per PCI Specification</td>
<td>–</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI-X, 133 MHz, 3.3V</td>
<td>PCIX</td>
<td>Per PCI-X™ Specification</td>
<td>–</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GTL (Gunning Transceiver Logic)</td>
<td>GTL</td>
<td>$V_{REF} - 0.2$</td>
<td>$V_{REF} + 0.2$</td>
<td>$V_{REF}$</td>
<td>0.80</td>
</tr>
<tr>
<td>GTL Plus</td>
<td>GTLP</td>
<td>$V_{REF} - 0.2$</td>
<td>$V_{REF} + 0.2$</td>
<td>$V_{REF}$</td>
<td>1.0</td>
</tr>
<tr>
<td>HSTL (High-Speed Transceiver Logic), Class I &amp; II</td>
<td>HSTL_I, HSTL_II</td>
<td>$V_{REF} - 0.5$</td>
<td>$V_{REF} + 0.5$</td>
<td>$V_{REF}$</td>
<td>0.75</td>
</tr>
<tr>
<td>HSTL, Class III &amp; IV</td>
<td>HSTL_III, HSTL_IV</td>
<td>$V_{REF} - 0.5$</td>
<td>$V_{REF} + 0.5$</td>
<td>$V_{REF}$</td>
<td>0.90</td>
</tr>
<tr>
<td>HSTL, Class I &amp; II, 1.8V</td>
<td>HSTL_I_18, HSTL_II_18</td>
<td>$V_{REF} - 0.5$</td>
<td>$V_{REF} + 0.5$</td>
<td>$V_{REF}$</td>
<td>0.90</td>
</tr>
<tr>
<td>HSTL, Class III &amp; IV, 1.8V</td>
<td>HSTL_III_18, HSTL_IV_18</td>
<td>$V_{REF} - 0.5$</td>
<td>$V_{REF} + 0.5$</td>
<td>$V_{REF}$</td>
<td>1.08</td>
</tr>
<tr>
<td>SSTL (Stub Terminated Transceiver Logic), Class I &amp; II, 3.3V</td>
<td>SSTL3_I, SSTL3_II</td>
<td>$V_{REF} - 1.00$</td>
<td>$V_{REF} + 1.00$</td>
<td>$V_{REF}$</td>
<td>1.5</td>
</tr>
<tr>
<td>SSTL, Class I &amp; II, 2.5V</td>
<td>SSTL2_I, SSTL2_II</td>
<td>$V_{REF} - 0.75$</td>
<td>$V_{REF} + 0.75$</td>
<td>$V_{REF}$</td>
<td>1.25</td>
</tr>
<tr>
<td>SSTL, Class I &amp; II, 1.8V</td>
<td>SSTL18_I, SSTL18_II</td>
<td>$V_{REF} - 0.5$</td>
<td>$V_{REF} + 0.5$</td>
<td>$V_{REF}$</td>
<td>0.90</td>
</tr>
<tr>
<td>AGP-2X/AGP (Accelerated Graphics Port)</td>
<td>AGP</td>
<td>$V_{REF} - (0.2 \times V_{CCO})$</td>
<td>$V_{REF} + (0.2 \times V_{CCO})$</td>
<td>$V_{REF}$</td>
<td>AGP Spec</td>
</tr>
<tr>
<td>LVDS (Low-Voltage Differential Signaling), 2.5V</td>
<td>LVDS_25</td>
<td>1.2 – 0.125</td>
<td>1.2 + 0.125</td>
<td>0$^{(6)}$</td>
<td></td>
</tr>
<tr>
<td>LVDS EXT (LVDS Extended Mode), 2.5V</td>
<td>LVDSEXT_25</td>
<td>1.2 – 0.125</td>
<td>1.2 + 0.125</td>
<td>0$^{(6)}$</td>
<td></td>
</tr>
<tr>
<td>LDT (HyperTransport), 2.5V</td>
<td>LDT_25</td>
<td>0.6 – 0.125</td>
<td>0.6 + 0.125</td>
<td>0$^{(6)}$</td>
<td></td>
</tr>
<tr>
<td>LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V</td>
<td>LVPECL_25</td>
<td>1.15 – 0.3</td>
<td>1.15 – 0.3</td>
<td>0$^{(6)}$</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. The input delay measurement methodology parameters for LVDICL are the same for LVCMOS standards of the same voltage. Input delay measurement methodology parameters for HSTLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI standards are the same as for the corresponding non-DCI standards.
2. Input waveform switches between $V_L$ and $V_H$.
3. Measurements are made at typical, minimum, and maximum $V_{REF}$ values. Reported delays reflect worst case of these measurements. $V_{REF}$ values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the $V_{REF} / V_{MEAS}$ parameters found in IBIS models and/or noted in Figure 11.
6. The value given is the differential input voltage.
Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (<1 pF) across approximately 4” of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4” trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 11 and Figure 12.

![Figure 11: Single Ended Test Setup]

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters $V_{REF}$, $R_{REF}$, $C_{REF}$, and $V_{MEAS}$ fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from Table 59.
2. Record the time to $V_{MEAS}$.
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to $V_{MEAS}$.
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

![Figure 12: Differential Test Setup]

### Table 59: Output Delay Measurement Methodology

<table>
<thead>
<tr>
<th>Description</th>
<th>I/O Standard Attribute</th>
<th>$R_{REF}$ ($\Omega$)</th>
<th>$C_{REF}$ (pF$^{(1)}$)</th>
<th>$V_{MEAS}$ (V)</th>
<th>$V_{REF}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVTTL (Low-Voltage Transistor-Transistor Logic)</td>
<td>LVTTL (all)</td>
<td>1M</td>
<td>0</td>
<td>1.4</td>
<td>0</td>
</tr>
<tr>
<td>LVCMOS (Low-Voltage CMOS), 3.3V</td>
<td>LVCMOS33</td>
<td>1M</td>
<td>0</td>
<td>1.65</td>
<td>0</td>
</tr>
<tr>
<td>LVC莫斯, 2.5V</td>
<td>LVCMOS25</td>
<td>1M</td>
<td>0</td>
<td>1.25</td>
<td>0</td>
</tr>
<tr>
<td>LVC莫斯, 1.8V</td>
<td>LVCMOS18</td>
<td>1M</td>
<td>0</td>
<td>0.9</td>
<td>0</td>
</tr>
<tr>
<td>LVC莫斯, 1.5V</td>
<td>LVCMOS15</td>
<td>1M</td>
<td>0</td>
<td>0.75</td>
<td>0</td>
</tr>
<tr>
<td>LVC莫斯, 1.2V</td>
<td>LVCMOS12</td>
<td>1M</td>
<td>0</td>
<td>0.6</td>
<td>0</td>
</tr>
<tr>
<td>PCI (Peripheral Component Interface), 33 MHz, 3.3V</td>
<td>PCI33_3 (rising edge)</td>
<td>25</td>
<td>10$^{(2)}$</td>
<td>0.94</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>PCI33_3 (falling edge)</td>
<td>25</td>
<td>10$^{(2)}$</td>
<td>2.03</td>
<td>3.3</td>
</tr>
<tr>
<td>PCI, 66 MHz, 3.3V</td>
<td>PCI66_3 (rising edge)</td>
<td>25</td>
<td>10$^{(2)}$</td>
<td>0.94</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>PCI66_3 (falling edge)</td>
<td>25</td>
<td>10$^{(2)}$</td>
<td>2.03</td>
<td>3.3</td>
</tr>
<tr>
<td>PCI-X, 133 MHz, 3.3V</td>
<td>PCIX (rising edge)</td>
<td>25</td>
<td>10$^{(3)}$</td>
<td>0.94</td>
<td>3.3</td>
</tr>
<tr>
<td></td>
<td>PCIX (falling edge)</td>
<td>25</td>
<td>10$^{(3)}$</td>
<td>2.03</td>
<td>3.3</td>
</tr>
<tr>
<td>GTL (Gunning Transceiver Logic)</td>
<td>GTL</td>
<td>25</td>
<td>0</td>
<td>0.8</td>
<td>1.2</td>
</tr>
<tr>
<td>GTL Plus</td>
<td>GTLP</td>
<td>25</td>
<td>0</td>
<td>1.0</td>
<td>1.5</td>
</tr>
<tr>
<td>HSTL (High-Speed Transceiver Logic), Class I</td>
<td>HSTL_I</td>
<td>50</td>
<td>0</td>
<td>$V_{REF}$</td>
<td>0.75</td>
</tr>
<tr>
<td>HSTL, Class II</td>
<td>HSTL_II</td>
<td>25</td>
<td>0</td>
<td>$V_{REF}$</td>
<td>0.75</td>
</tr>
<tr>
<td>HSTL, Class III</td>
<td>HSTL_III</td>
<td>50</td>
<td>0</td>
<td>0.9</td>
<td>1.5</td>
</tr>
</tbody>
</table>
Table 59: Output Delay Measurement Methodology (Cont’d)

<table>
<thead>
<tr>
<th>Description I/O Standard Attribute</th>
<th>$R_{\text{REF}}$ ($\Omega$)</th>
<th>$C_{\text{REF}}$ (pF)</th>
<th>$V_{\text{MEAS}}$ (V)</th>
<th>$V_{\text{REF}}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>HSTL, Class IV</td>
<td>HSTL_IV</td>
<td>25</td>
<td>0</td>
<td>0.9</td>
</tr>
<tr>
<td>HSTL, Class I, 1.8V</td>
<td>HSTL_I_18</td>
<td>50</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>HSTL, Class II, 1.8V</td>
<td>HSTL_II_18</td>
<td>25</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>HSTL, Class III, 1.8V</td>
<td>HSTL_III_18</td>
<td>50</td>
<td>0</td>
<td>1.1</td>
</tr>
<tr>
<td>HSTL, Class IV, 1.8V</td>
<td>HSTL_IV_18</td>
<td>25</td>
<td>0</td>
<td>1.1</td>
</tr>
<tr>
<td>SSTL (Stub Series Terminated Logic), Class I, 1.8V</td>
<td>SSTL18_I</td>
<td>50</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>SSTL, Class II, 1.8V</td>
<td>SSTL18_II</td>
<td>25</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>SSTL, Class I, 2.5V</td>
<td>SSTL2_I</td>
<td>50</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>SSTL, Class II, 2.5V</td>
<td>SSTL2_II</td>
<td>25</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>LVDS (Low-Voltage Differential Signaling), 2.5V</td>
<td>LVDS_25</td>
<td>100</td>
<td>0</td>
<td>0(4)</td>
</tr>
<tr>
<td>LVDS (LVDS Extended Mode), 2.5V</td>
<td>LVDS_25</td>
<td>100</td>
<td>0</td>
<td>0(4)</td>
</tr>
<tr>
<td>BLVDS (Bus LVDS), 2.5V</td>
<td>BLVDS_25</td>
<td>100</td>
<td>0</td>
<td>0(4)</td>
</tr>
<tr>
<td>LDT (HyperTransport), 2.5V</td>
<td>LDT_25</td>
<td>100</td>
<td>0</td>
<td>0(4)</td>
</tr>
<tr>
<td>LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V</td>
<td>LVPECL_25</td>
<td>100</td>
<td>0</td>
<td>0(4)</td>
</tr>
<tr>
<td>LVDCI/HSLVDCl 3.3V</td>
<td>LVDCI_33, HSLVDCl_33</td>
<td>1M</td>
<td>0</td>
<td>1.65</td>
</tr>
<tr>
<td>LVDCI/HSLVDCl, 2.5V</td>
<td>LVDCI_25, HSLVDCl_25</td>
<td>1M</td>
<td>0</td>
<td>1.25</td>
</tr>
<tr>
<td>LVDCI/HSLVDCl, 1.8V</td>
<td>LVDCI_18, HSLVDCl_18</td>
<td>1M</td>
<td>0</td>
<td>0.9</td>
</tr>
<tr>
<td>LVDCI/HSLVDCl, 1.5V</td>
<td>LVDCI_15, HSLVDCl_15</td>
<td>1M</td>
<td>0</td>
<td>0.75</td>
</tr>
<tr>
<td>HSTL (High-Speed Transceiver Logic), Class I &amp; II, with DCI</td>
<td>HSTL_I_DCI, HSTL_II_DCI</td>
<td>50</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>HSTL, Class III &amp; IV, with DCI</td>
<td>HSTL_III_DCI, HSTL_IV_DCI</td>
<td>50</td>
<td>0</td>
<td>0.9</td>
</tr>
<tr>
<td>HSTL, Class I &amp; II, 1.8V, with DCI</td>
<td>HSTL_I_DCI_18, HSTL_II_DCI_18</td>
<td>50</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>HSTL, Class III &amp; IV, 1.8V, with DCI</td>
<td>HSTL_III_DCI_18, HSTL_IV_DCI_18</td>
<td>50</td>
<td>0</td>
<td>1.1</td>
</tr>
<tr>
<td>SSTL (Stub Series Terminated Logic), Class I &amp; II, 1.8V, with DCI</td>
<td>SSTL18_I_DCI, SSTL18_II_DCI</td>
<td>50</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>SSTL, Class I &amp; II, 2.5V, with DCI</td>
<td>SSTL2_I_DCI, SSTL2_II_DCI</td>
<td>50</td>
<td>0</td>
<td>$V_{\text{REF}}$</td>
</tr>
<tr>
<td>GTL (Gunning Transceiver Logic) with DCI</td>
<td>GTL_DCI</td>
<td>50</td>
<td>0</td>
<td>0.8</td>
</tr>
<tr>
<td>GTL Plus with DCI</td>
<td>GTLP_DCI</td>
<td>50</td>
<td>0</td>
<td>1.0</td>
</tr>
</tbody>
</table>

Notes:
1. $C_{\text{REF}}$ is the capacitance of the probe, nominally 0 pF.
2. Per PCI specifications.
3. Per PCI-X specifications.
4. The value given is the differential input voltage.
## Input/Output Logic Switching Characteristics

Table 60: ILOGIC Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Setup/Hold</strong></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>$T_{ICE1CK}/T_{ICKCE1}$</td>
<td>CE1 pin Setup/Hold with respect to CLK</td>
<td>0.43</td>
<td>-0.24</td>
</tr>
<tr>
<td>$T_{ISRCK}/T_{ICKSR}$</td>
<td>SR/REV pin Setup/Hold with respect to CLK</td>
<td>0.85</td>
<td>-0.20</td>
</tr>
<tr>
<td>$T_{IDOCK}/T_{IOCKD}$</td>
<td>D pin Setup/Hold with respect to CLK without Delay</td>
<td>0.34</td>
<td>-0.12</td>
</tr>
<tr>
<td>$T_{IDOCKD}/T_{IOCKDD}$</td>
<td>DDLY pin Setup/Hold with respect to CLK (using IODELAY)</td>
<td>0.31</td>
<td>-0.09</td>
</tr>
<tr>
<td><strong>Combinatorial</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{IDI}$</td>
<td>D pin to O pin propagation delay, no Delay</td>
<td>0.24</td>
<td>0.26</td>
</tr>
<tr>
<td>$T_{IDID}$</td>
<td>DDLY pin to O pin propagation delay (using IODELAY)</td>
<td>0.20</td>
<td>0.22</td>
</tr>
<tr>
<td><strong>Sequential Delays</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{IDLO}$</td>
<td>D pin to Q1 pin using flip-flop as a latch without Delay</td>
<td>0.44</td>
<td>0.50</td>
</tr>
<tr>
<td>$T_{IDL0D}$</td>
<td>DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY)</td>
<td>0.41</td>
<td>0.46</td>
</tr>
<tr>
<td>$T_{ICKQ}$</td>
<td>CLK to Q outputs</td>
<td>0.47</td>
<td>0.52</td>
</tr>
<tr>
<td>$T_{RQ}$</td>
<td>SR/REV pin to OQ/TQ out</td>
<td>1.12</td>
<td>1.28</td>
</tr>
<tr>
<td>$T_{GSRQ}$</td>
<td>Global Set/Reset to Q outputs</td>
<td>7.30</td>
<td>7.30</td>
</tr>
<tr>
<td><strong>Set/Reset</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{RPW}$</td>
<td>Minimum Pulse Width, SR/REV inputs</td>
<td>0.78</td>
<td>0.95</td>
</tr>
</tbody>
</table>
Table 61: OLOGIC Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Setup/Hold</strong></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>( T_{ODCK}/T_{OCKD} )</td>
<td>D1/D2 pins Setup/Hold with respect to CLK</td>
<td>0.30</td>
<td>0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.21</td>
<td>-0.21</td>
</tr>
<tr>
<td>( T_{OOCCECK}/T_{OCCOCE} )</td>
<td>OCE pin Setup/Hold with respect to CLK</td>
<td>0.16</td>
<td>0.19</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.07</td>
<td>-0.07</td>
</tr>
<tr>
<td>( T_{OSRCK}/T_{OCKSR} )</td>
<td>SR/REV pin Setup/Hold with respect to CLK</td>
<td>0.93</td>
<td>1.02</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.20</td>
<td>-0.20</td>
</tr>
<tr>
<td>( T_{OTCK}/T_{OCKT} )</td>
<td>T1/T2 pins Setup/Hold with respect to CLK</td>
<td>0.28</td>
<td>0.34</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.18</td>
<td>-0.18</td>
</tr>
<tr>
<td>( T_{OTCECK}/T_{OCKTCE} )</td>
<td>TCE pin Setup/Hold with respect to CLK</td>
<td>0.20</td>
<td>0.23</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.06</td>
<td>-0.06</td>
</tr>
<tr>
<td><strong>Combinatorial</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{DQQ} )</td>
<td>D1 to OQ out or T1 to TQ out</td>
<td>0.62</td>
<td>0.70</td>
</tr>
<tr>
<td><strong>Sequential Delays</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{OCKQ} )</td>
<td>CLK to OQ/TQ out</td>
<td>0.61</td>
<td>0.62</td>
</tr>
<tr>
<td>( T_{RQ} )</td>
<td>SR/REV pin to OQ/TQ out</td>
<td>1.63</td>
<td>1.89</td>
</tr>
<tr>
<td>( T_{GSRQ} )</td>
<td>Global Set/Reset to Q outputs</td>
<td>7.30</td>
<td>7.30</td>
</tr>
<tr>
<td><strong>Set/Reset</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{RPW} )</td>
<td>Minimum Pulse Width, SR/REV inputs</td>
<td>0.80</td>
<td>0.98</td>
</tr>
</tbody>
</table>
## Input Serializer/Deserializer Switching Characteristics

**Table 62: ISERDES Switching Characteristics**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns</td>
<td>ns</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0.10</td>
<td>0.11</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.11</td>
<td>0.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.10</td>
<td>0.11</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.11</td>
<td>0.13</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.04</td>
<td>0.06</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.04</td>
<td>0.06</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.04</td>
<td>0.06</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.04</td>
<td>0.06</td>
</tr>
</tbody>
</table>

**Notes:**
1. Recorded at 0 tap value.
2. $T_{ISCK_CE}$ and $T_{ISCK_CE2}$ are reported as $T_{ISCK_CE}/T_{ISCK_CE}$ in TRACE report.
## Output Serializer/Deserializer Switching Characteristics

### Table 63: OSERDES Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td><strong>Setup/Hold</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TOSDCK_D/TOSCKD_D</td>
<td>D input Setup/Hold with respect to CLKDIV</td>
<td>0.21</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.02</td>
<td>-0.02</td>
</tr>
<tr>
<td>TOSDCK_T/TOSCKD_T(^{(1)})</td>
<td>T input Setup/Hold with respect to CLK</td>
<td>0.28</td>
<td>0.34</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.18</td>
<td>-0.18</td>
</tr>
<tr>
<td>TOSDCK_T2/TOSCKD_T2(^{(1)})</td>
<td>T input Setup/Hold with respect to CLKDIV</td>
<td>0.21</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.03</td>
<td>-0.03</td>
</tr>
<tr>
<td>TOSCKC_OCE/TOSCKC_OCE</td>
<td>OCE input Setup/Hold with respect to CLK</td>
<td>0.16</td>
<td>0.19</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.07</td>
<td>-0.07</td>
</tr>
<tr>
<td>TOSCKC_S</td>
<td>SR (Reset) input Setup with respect to CLKDIV</td>
<td>0.52</td>
<td>0.58</td>
</tr>
<tr>
<td>TOSCKC_TCE/TOSCKC_TCE</td>
<td>TCE input Setup/Hold with respect to CLK</td>
<td>0.20</td>
<td>0.23</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.06</td>
<td>-0.06</td>
</tr>
<tr>
<td><strong>Sequential Delays</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TOSCKO_OQ</td>
<td>Clock to out from CLK to OQ</td>
<td>0.59</td>
<td>0.60</td>
</tr>
<tr>
<td>TOSCKO_TQ</td>
<td>Clock to out from CLK to TQ</td>
<td>0.61</td>
<td>0.62</td>
</tr>
<tr>
<td><strong>Combinatorial</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TOSDO_TTQ</td>
<td>T input to TQ Out</td>
<td>0.62</td>
<td>0.70</td>
</tr>
<tr>
<td>TOSCO_OQ</td>
<td>Asynchronous Reset to OQ</td>
<td>1.57</td>
<td>1.82</td>
</tr>
<tr>
<td>TOSCO_TQ</td>
<td>Asynchronous Reset to TQ</td>
<td>1.63</td>
<td>1.89</td>
</tr>
</tbody>
</table>

### Notes:
1. \(T\)OSDCK\_T2 and TOSCKD\_T2 are reported as TOSDCK\_T/TOSCKD\_T in TRACE report.
### Input/Output Delay Switching Characteristics

#### Table 64: Input/Output Delay Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>IDelayCTRL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIDELAYCTRLCO_RDY</td>
<td>Reset to Ready for IDelayCTRL</td>
<td>3.00</td>
<td>3.00</td>
</tr>
<tr>
<td>REFDELAYCTRL_REF</td>
<td>REFCLK frequency</td>
<td>200.00</td>
<td>200.00</td>
</tr>
<tr>
<td>IDelayCTRL_REF_PRECISION</td>
<td>REFCLK precision</td>
<td>±10</td>
<td>±10</td>
</tr>
<tr>
<td>TIDELAYCTRL_RPW</td>
<td>Minimum Reset pulse width</td>
<td>50.00</td>
<td>50.00</td>
</tr>
<tr>
<td>IODELAY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIDELAYRESOLUTION</td>
<td>IODELAY Chain Delay Resolution</td>
<td>1/(64 x FREF x 1e6)</td>
<td>ps</td>
</tr>
<tr>
<td>TIDELAYPAT_JIT</td>
<td>Pattern dependent period jitter in delay chain for clock pattern</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>TIDELAYPAT_JIT</td>
<td>Pattern dependent period jitter in delay chain for random data pattern (PRBS 23)</td>
<td>±5</td>
<td>±5</td>
</tr>
<tr>
<td>TIODELAY_CLK_MAX</td>
<td>Maximum frequency of CLK input to IODELAY</td>
<td>300</td>
<td>250</td>
</tr>
<tr>
<td>TIODCK_CE / TIODCK_CE</td>
<td>CE pin Setup/Hold with respect to CK</td>
<td>0.29</td>
<td>0.34</td>
</tr>
<tr>
<td></td>
<td></td>
<td>−0.06</td>
<td>−0.06</td>
</tr>
<tr>
<td>TIODCK INC / TIODCK_INC</td>
<td>INC pin Setup/Hold with respect to CK</td>
<td>0.18</td>
<td>0.20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.02</td>
<td>0.04</td>
</tr>
<tr>
<td>TIODCK_RST / TIODCK_RST</td>
<td>RST pin Setup/Hold with respect to CK</td>
<td>0.25</td>
<td>0.28</td>
</tr>
<tr>
<td></td>
<td></td>
<td>−0.12</td>
<td>−0.12</td>
</tr>
<tr>
<td>TIODDD_T</td>
<td>TSCTRL delay to MUXE/MUXF switching and through IODELAY</td>
<td>Note 3</td>
<td>Note 3</td>
</tr>
<tr>
<td>TIODDD_IDATAIN</td>
<td>Propagation delay through IODELAY</td>
<td>Note 3</td>
<td>Note 3</td>
</tr>
<tr>
<td>TIODDD_ODATAIN</td>
<td>Propagation delay through IODELAY</td>
<td>Note 3</td>
<td>Note 3</td>
</tr>
</tbody>
</table>

**Notes:**
1. Average Tap Delay at 200 MHz = 78 ps.
2. Units in ps, peak-to-peak per tap, in High Performance mode.
3. Delay depends on IODELAY tap setting. See TRACE report for actual values.

### CLB Switching Characteristics

#### Table 65: CLB Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>C combinatory delays</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TILO</td>
<td>An – Dn LUT address to A</td>
<td>0.08</td>
<td>0.09</td>
</tr>
<tr>
<td></td>
<td>An – Dn LUT address to AMUX/CMUX</td>
<td>0.20</td>
<td>0.22</td>
</tr>
<tr>
<td></td>
<td>An – Dn LUT address to BMUX_A</td>
<td>0.31</td>
<td>0.35</td>
</tr>
<tr>
<td>TITO</td>
<td>An – Dn inputs to A – D Q outputs</td>
<td>0.67</td>
<td>0.77</td>
</tr>
<tr>
<td>TAXA</td>
<td>AX inputs to AMUX output</td>
<td>0.39</td>
<td>0.44</td>
</tr>
<tr>
<td>TAXB</td>
<td>AX inputs to BMUX output</td>
<td>0.46</td>
<td>0.52</td>
</tr>
<tr>
<td>TAXC</td>
<td>AX inputs to CMUX output</td>
<td>0.31</td>
<td>0.36</td>
</tr>
<tr>
<td>TAXB</td>
<td>AX inputs to DMUX output</td>
<td>0.55</td>
<td>0.62</td>
</tr>
<tr>
<td>TBCB</td>
<td>BX inputs to BMUX output</td>
<td>0.36</td>
<td>0.41</td>
</tr>
<tr>
<td>TBCD</td>
<td>BX inputs to DMUX output</td>
<td>0.45</td>
<td>0.51</td>
</tr>
</tbody>
</table>
### Table 65: CLB Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{CXB}$</td>
<td>CX inputs to CMUX output</td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>$T_{CXD}$</td>
<td>CX inputs to DMUX output</td>
<td>0.33</td>
<td>0.36</td>
</tr>
<tr>
<td>$T_{DXD}$</td>
<td>DX inputs to DMUX output</td>
<td>0.37</td>
<td>0.42</td>
</tr>
<tr>
<td>$T_{OPCYA}$</td>
<td>An input to COUT output</td>
<td>0.43</td>
<td>0.50</td>
</tr>
<tr>
<td>$T_{OPCYB}$</td>
<td>Bn input to COUT output</td>
<td>0.39</td>
<td>0.44</td>
</tr>
<tr>
<td>$T_{OPCYC}$</td>
<td>Cn input to COUT output</td>
<td>0.33</td>
<td>0.37</td>
</tr>
<tr>
<td>$T_{OPCYD}$</td>
<td>Dn input to COUT output</td>
<td>0.30</td>
<td>0.34</td>
</tr>
<tr>
<td>$T_{AXCY}$</td>
<td>AX input to COUT output</td>
<td>0.36</td>
<td>0.42</td>
</tr>
<tr>
<td>$T_{BXCY}$</td>
<td>BX input to COUT output</td>
<td>0.26</td>
<td>0.30</td>
</tr>
<tr>
<td>$T_{CXY}$</td>
<td>CX input to COUT output</td>
<td>0.20</td>
<td>0.22</td>
</tr>
<tr>
<td>$T_{DXCY}$</td>
<td>DX input to COUT output</td>
<td>0.20</td>
<td>0.22</td>
</tr>
<tr>
<td>$T_{BYP}$</td>
<td>CIN input to COUT output</td>
<td>0.09</td>
<td>0.10</td>
</tr>
<tr>
<td>$T_{CINA}$</td>
<td>CIN input to AMUX output</td>
<td>0.24</td>
<td>0.27</td>
</tr>
<tr>
<td>$T_{CINB}$</td>
<td>CIN input to BMUX output</td>
<td>0.27</td>
<td>0.30</td>
</tr>
<tr>
<td>$T_{CINC}$</td>
<td>CIN input to CMUX output</td>
<td>0.29</td>
<td>0.32</td>
</tr>
<tr>
<td>$T_{CIND}$</td>
<td>CIN input to DMUX output</td>
<td>0.31</td>
<td>0.35</td>
</tr>
</tbody>
</table>

#### Sequential Delays

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{CLO}$</td>
<td>Clock to AQ – DQ outputs</td>
<td>0.35</td>
<td>0.40</td>
</tr>
</tbody>
</table>

#### Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{DICK}/T_{C Kidd}$</td>
<td>AX – DX input to CLK on A – D Flip Flops</td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>$T_{RCK}$</td>
<td>DX input to CLK when used as REV</td>
<td>0.37</td>
<td>0.42</td>
</tr>
<tr>
<td>$T_{CECK}/T_{CKCE}$</td>
<td>CE input to CLK on A – D Flip Flops</td>
<td>0.18</td>
<td>0.20</td>
</tr>
<tr>
<td>$T_{SRCK}/T_{CKSR}$</td>
<td>SR input to CLK on A – D Flip Flops</td>
<td>0.41</td>
<td>0.49</td>
</tr>
<tr>
<td>$T_{CINCK}/T_{CKCIN}$</td>
<td>CIN input to CLK on A – D Flip Flops</td>
<td>0.14</td>
<td>0.16</td>
</tr>
</tbody>
</table>

#### Set/Reset

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{SRMIN}$</td>
<td>SR input minimum pulse width</td>
<td>0.90</td>
<td>0.90</td>
</tr>
<tr>
<td>$T_{RQ}$</td>
<td>Delay from SR or REV input to AQ – DQ flip-flops</td>
<td>0.74</td>
<td>0.86</td>
</tr>
<tr>
<td>$T_{CEO}$</td>
<td>Delay from CE input to AQ – DQ flip-flops</td>
<td>0.46</td>
<td>0.52</td>
</tr>
<tr>
<td>$F_{TOG}$</td>
<td>Toggle frequency (for export control)</td>
<td>1412</td>
<td>1265</td>
</tr>
</tbody>
</table>

#### Notes:

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
2. These items are of interest for Carry Chain applications.
### CLB Distributed RAM Switching Characteristics (SLICEM Only)

**Table 66: CLB Distributed RAM Switching Characteristics**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Speed Grade</td>
<td>Units</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns, Max</td>
<td>ns, Min</td>
</tr>
<tr>
<td>$T_{SHCKO}$</td>
<td>Clock to A – B outputs</td>
<td>1.08</td>
<td>1.26</td>
</tr>
<tr>
<td>$T_{SHCKO,1}$</td>
<td>Clock to AMUX – BMUX outputs</td>
<td>1.19</td>
<td>1.38</td>
</tr>
<tr>
<td>$T_{DS/TDH}$</td>
<td>A – D inputs to CLK</td>
<td>0.72</td>
<td>0.84</td>
</tr>
<tr>
<td>$T_{AS/TAH}$</td>
<td>Address An inputs to clock</td>
<td>0.41</td>
<td>0.46</td>
</tr>
<tr>
<td>$T_{WS/TWH}$</td>
<td>WE input to clock</td>
<td>0.34</td>
<td>0.39</td>
</tr>
<tr>
<td>$T_{CECK/TCKCE}$</td>
<td>CE input to CLK</td>
<td>0.36</td>
<td>0.42</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.08</td>
<td>-0.07</td>
</tr>
</tbody>
</table>

**Notes:**
1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
2. TSHCKO also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

### CLB Shift Register Switching Characteristics (SLICEM Only)

**Table 67: CLB Shift Register Switching Characteristics**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Speed Grade</td>
<td>Units</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns, Max</td>
<td>ns, Min</td>
</tr>
<tr>
<td>$T_{REG}$</td>
<td>Clock to A – D outputs</td>
<td>1.23</td>
<td>1.43</td>
</tr>
<tr>
<td>$T_{REG,MUX}$</td>
<td>Clock to AMUX – DMUX output</td>
<td>1.33</td>
<td>1.55</td>
</tr>
<tr>
<td>$T_{REG,M31}$</td>
<td>Clock to DMUX output via M31 output</td>
<td>0.99</td>
<td>1.15</td>
</tr>
<tr>
<td>$T_{WS/TWH}$</td>
<td>WE input</td>
<td>0.21</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.06</td>
<td>-0.04</td>
</tr>
<tr>
<td>$T_{CECK/TCKCE}$</td>
<td>CE input to CLK</td>
<td>0.23</td>
<td>0.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.08</td>
<td>-0.07</td>
</tr>
<tr>
<td>$T_{DS/TDH}$</td>
<td>A – D inputs to CLK</td>
<td>0.57</td>
<td>0.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.07</td>
<td>0.09</td>
</tr>
<tr>
<td>$T_{MPW}$</td>
<td>Minimum pulse width</td>
<td>0.60</td>
<td>0.70</td>
</tr>
</tbody>
</table>

**Notes:**
1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
Block RAM and FIFO Switching Characteristics

Table 68: Block RAM and FIFO Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td><strong>Block RAM and FIFO Clock to Out Delays</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{RCKO_DO}$ and $T_{RCKO_DOR}$&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>Clock CLK to DOUT output (without output register)&lt;sup&gt;(2,3)&lt;/sup&gt;</td>
<td>1.79</td>
<td>1.92</td>
</tr>
<tr>
<td></td>
<td>Clock CLK to DOUT output (with output register)&lt;sup&gt;(4,5)&lt;/sup&gt;</td>
<td>0.61</td>
<td>0.69</td>
</tr>
<tr>
<td></td>
<td>Clock CLK to DOUT output with ECC (without output register)&lt;sup&gt;(2,3)&lt;/sup&gt;</td>
<td>2.64</td>
<td>3.03</td>
</tr>
<tr>
<td></td>
<td>Clock CLK to DOUT output with ECC (with output register)&lt;sup&gt;(4,5)&lt;/sup&gt;</td>
<td>0.66</td>
<td>0.77</td>
</tr>
<tr>
<td></td>
<td>Clock CLK to DOUT output with Cascade (without output register)&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>2.10</td>
<td>2.44</td>
</tr>
<tr>
<td></td>
<td>Clock CLK to DOUT output with Cascade (with output register)&lt;sup&gt;(4)&lt;/sup&gt;</td>
<td>0.91</td>
<td>1.07</td>
</tr>
<tr>
<td>$T_{RCKO_FLAGS}$</td>
<td>Clock CLK to FIFO flags outputs&lt;sup&gt;(6)&lt;/sup&gt;</td>
<td>0.76</td>
<td>0.87</td>
</tr>
<tr>
<td>$T_{RCKO_POINTERS}$</td>
<td>Clock CLK to FIFO pointer outputs&lt;sup&gt;(7)&lt;/sup&gt;</td>
<td>1.10</td>
<td>1.26</td>
</tr>
<tr>
<td>$T_{RCKO_ECCR}$</td>
<td>Clock CLK to BITERR (with output register)</td>
<td>0.66</td>
<td>0.77</td>
</tr>
<tr>
<td>$T_{RCKO_ECC}$</td>
<td>Clock CLK to ECCPARITY in standard ECC mode</td>
<td>1.29</td>
<td>1.47</td>
</tr>
<tr>
<td></td>
<td>Clock CLK to ECCPARITY in ECC encode only mode</td>
<td>0.77</td>
<td>0.89</td>
</tr>
<tr>
<td><strong>Setup and Hold Times Before/After Clock CLK</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{RCKK_ADDR}$/ $T_{RCKC_ADDR}$</td>
<td>ADDR inputs&lt;sup&gt;(8)&lt;/sup&gt;</td>
<td>0.34</td>
<td>0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.30</td>
<td>0.32</td>
</tr>
<tr>
<td>$T_{RDCK_DI}$/ $T_{RCKD_DI}$</td>
<td>DIN inputs&lt;sup&gt;(9)&lt;/sup&gt;</td>
<td>0.27</td>
<td>0.30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.28</td>
<td>0.28</td>
</tr>
<tr>
<td>$T_{RDCK_DI_ECC}$/ $T_{RCKD_DI_ECC}$</td>
<td>DIN inputs with ECC in standard mode&lt;sup&gt;(9)&lt;/sup&gt;</td>
<td>0.33</td>
<td>0.37</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.32</td>
<td>0.33</td>
</tr>
<tr>
<td></td>
<td>DIN inputs with ECC encode only&lt;sup&gt;(9)&lt;/sup&gt;</td>
<td>0.68</td>
<td>0.72</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.32</td>
<td>0.33</td>
</tr>
<tr>
<td>$T_{RCKK_EN}$/ $T_{RCKC_EN}$</td>
<td>Block RAM Enable (EN) input</td>
<td>0.32</td>
<td>0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.15</td>
<td>0.15</td>
</tr>
<tr>
<td>$T_{RCKK_REGCE}$/ $T_{RCKC_REGCE}$</td>
<td>CE input of output register</td>
<td>0.15</td>
<td>0.16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.22</td>
<td>0.24</td>
</tr>
<tr>
<td>$T_{RCKK_SSR}$/ $T_{RCKC_SSR}$</td>
<td>Synchronous Set/ Reset (SSR) input</td>
<td>0.17</td>
<td>0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.23</td>
<td>0.25</td>
</tr>
<tr>
<td>$T_{RCKK_WE}$/ $T_{RCKC_WE}$</td>
<td>Write Enable (WE) input</td>
<td>0.44</td>
<td>0.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.16</td>
<td>0.17</td>
</tr>
<tr>
<td>$T_{RCKK_WREN}$/ $T_{RCKC_WREN}$</td>
<td>WREN/RDEN FIFO inputs&lt;sup&gt;(10)&lt;/sup&gt;</td>
<td>0.36</td>
<td>0.41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.30</td>
<td>0.34</td>
</tr>
</tbody>
</table>
### DSP48E Switching Characteristics

#### Table 69: DSP48E Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>TDSPDCK(<em>{\text{AM, BM, ACINM, BCINM}}</em>)/TDSPCKD(<em>{\text{AM, BM, ACINM, BCINM}}</em>)</td>
<td>{A, B, ACIN, BCIN} input to M register CLK</td>
<td>1.30</td>
<td>1.44</td>
</tr>
<tr>
<td>TDSPDCK(<em>{\text{AP, BP, ACINP, BCINP_M}}</em>)/TDSPCKD(<em>{\text{AP, BP, ACINP, BCINP_M}}</em>)</td>
<td>{A, B, ACIN, BCIN} input to P register CLK using multiplier</td>
<td>2.39</td>
<td>2.74</td>
</tr>
<tr>
<td>TDSPDCK(<em>{\text{CP/TPSPCKD_CP}}</em>)</td>
<td>C input to P register CLK</td>
<td>1.30</td>
<td>1.42</td>
</tr>
<tr>
<td>TDSPDCK(<em>{\text{PCINP, CRYCINP, MULTSIGNINP_M}}</em>)/TDSPCKD(<em>{\text{PCINP, CRYCINP, MULTSIGNINP_M}}</em>)</td>
<td>{PCIN, CARRY, MULTSIGN} input to P register CLK</td>
<td>1.06</td>
<td>1.17</td>
</tr>
<tr>
<td>TDSPCCK(<em>{\text{CEA1A, CEA2A, CEB1B, CEB2B_M}}</em>)/TDSPCKC(<em>{\text{CEA1A, CEA2A, CEB1B, CEB2B_M}}</em>)</td>
<td>{CEA1, CEA2, CEB1, CEB2} input to (A, B) register CLK</td>
<td>0.24</td>
<td>0.28</td>
</tr>
<tr>
<td>TDSPCCK(<em>{\text{CEC_M}}</em>)</td>
<td>CEC input to C register CLK</td>
<td>0.19</td>
<td>0.21</td>
</tr>
</tbody>
</table>
### Table 69: DSP48E Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDSPCCK_CEMM/TDSPCKC_CEMM</td>
<td>CEM input to M register CLK</td>
<td>0.25 0.18 0.36 0.26</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCCK_CEPP/TDSPCKC_CEPP</td>
<td>CEP input to P register CLK</td>
<td>0.56 0.01 0.73 0.01</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Setup and Hold Times of the RST Pins**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDSPCCK_(RSTAA, RSTBB)/TDSPCKC_(RSTAA, RSTBB)</td>
<td>(RSTA, RSTB) input to (A, B) register CLK</td>
<td>0.24 0.23 0.33 0.31</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCCK_RSTCC/TDSPCKC_RSTCC</td>
<td>RSTC input to C register CLK</td>
<td>0.19 0.17 0.26 0.28</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCCK_RSTMM/TDSPCKC_RSTMM</td>
<td>RSTM input to M register CLK</td>
<td>0.25 0.18 0.36 0.26</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCCK_RSTPP/TDSPCKC_RSTPP</td>
<td>RSTP input to P register CLK</td>
<td>0.56 0.01 0.73 0.01</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Combinatorial Delays from Input Pins to Output Pins**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDSPDO_{AP, ACRYOUT, BP, BCRYOUT}_M</td>
<td>(A, B) input to {P, CARRYOUT} output using multiplier</td>
<td>2.78 3.22 3.84</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{AP, ACRYOUT, BP, BCRYOUT}_NM</td>
<td>(A, B) input to {P, CARRYOUT} output not using multiplier</td>
<td>1.59 1.77 2.22</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{CP, CCRYOUT, CRYINP, CRYINCRYOUT}</td>
<td>(C, CARRYIN) input to {P, CARRYOUT} output</td>
<td>1.50 1.67 2.08</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Combinatorial Delays from Input Pins to Cascading Output Pins**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDSPDO_{AACOUT, BBCOUT}</td>
<td>{A, B} input to {ACOUT, BCOUT} output</td>
<td>1.00 1.12 1.31</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{APCOUT, ACRYOUT, AMULTSIGNOUT, BPCOUT, BCRYOUT, BMULTSIGNOUT}_M</td>
<td>{A, B} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output using multiplier</td>
<td>2.78 3.22 3.84</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{APCOUT, ACRYOUT, AMULTSIGNOUT, BPCOUT, BCRYOUT, BMULTSIGNOUT}_NM</td>
<td>{A, B} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output not using multiplier</td>
<td>1.72 1.92 2.42</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{PCOUT, CCRYCOUT, CMULTSIGNOUT, CRYINPCOUT, CRYINCRYCOUT, CRYINMULTSIGNOUT}</td>
<td>(C, CARRYIN) input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output</td>
<td>1.63 1.82 2.28</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Combinatorial Delays from Cascading Input Pins to All Output Pins**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDSPDO_{ACINP, ACINCRYOUT, BCINP, BCINCRYOUT}_M</td>
<td>{ACIN, BCIN} input to {P, CARRYOUT} output using multiplier</td>
<td>2.78 3.22 3.84</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{ACINP, ACINCRYOUT, BCINP, BCINCRYOUT}_NM</td>
<td>{ACIN, BCIN} input to {P, CARRYOUT} output not using multiplier</td>
<td>1.59 1.77 2.22</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{ACINACOUT, BCINBCOUT}</td>
<td>{ACIN, BCIN} input to {ACOUT, BCOUT} output</td>
<td>1.00 1.12 1.31</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{ACINPCOUT, ACINCRYCOUT, ACINMULTSIGNOUT, BCINPCOUT, BCINCRYCOUT, BCINMULTSIGNOUT}_M</td>
<td>{ACIN, BCIN} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output using multiplier</td>
<td>2.78 3.22 3.84</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{ACINPCOUT, ACINCRYCOUT, ACINMULTSIGNOUT, BCINPCOUT, BCINCRYCOUT, BCINMULTSIGNOUT}_NM</td>
<td>{ACIN, BCIN} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output not using multiplier</td>
<td>1.72 1.92 2.42</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPDO_{PCINP, CRYCINP, MULTSIGNINP, PCINCRYOUT, CRYCINCRYOUT, MULTSIGNINCRYOUT}</td>
<td>{PCIN, CARRYCASCIN, MULTSIGNIN} input to {P, CARRYOUT} output</td>
<td>1.30 1.45 1.82</td>
<td>ns</td>
</tr>
</tbody>
</table>
### Table 69: DSP48E Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDSPDO_{PCINPCOUT, CRYCINCOUT, MULTSIGNINPCOUT, PCINCRYCOUT, CRYCINCCRYCOUT, MULTSIGNINCCRYCOUT, PCINMULTSIGNOUT, CRYCINMULTSIGNOUT, MULTSIGNINMULTSIGNOUT}</td>
<td>(PCIN, CARRYCASCIN, MULTSIGNIN) input to (PCOUT, CARRYCASCOUT, MULTSIGNOUT) output</td>
<td>1.43 1.60 2.02</td>
<td>ns</td>
</tr>
<tr>
<td>Clock to Outs from Output Register Clock to Output Pins</td>
<td>CLK (PREG) to {P, CARRYOUT} output</td>
<td>0.45 0.48 0.56</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PP, CRYOUTP}</td>
<td>CLK (PREG) to {P, CARRYOUT} output</td>
<td>0.45 0.48 0.56</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{CRYCOUTP, PCOUTP, MULTSIGNOUTP}</td>
<td>CLK (PREG) to {CARRYCASCOUT, PCOUT, MULTSIGNOUT} output</td>
<td>0.48 0.53 0.62</td>
<td>ns</td>
</tr>
<tr>
<td>Clock to Outs from Pipeline Register Clock to Output Pins</td>
<td>CLK (MREG) to {P, CARRYOUT} output</td>
<td>1.81 2.10 2.47</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PM, CRYOUTM}</td>
<td>CLK (MREG) to {P, CARRYOUT} output</td>
<td>1.81 2.10 2.47</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PCOUTM, CRYCOUTM, MULTSIGNOUTM}</td>
<td>CLK (MREG) to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output</td>
<td>1.91 2.13 2.66</td>
<td>ns</td>
</tr>
<tr>
<td>Clock to Outs from Input Register Clock to Output Pins</td>
<td>CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier</td>
<td>3.09 3.57 4.23</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PA, CRYOUTA, PB, CRYOUTB)_M</td>
<td>CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier</td>
<td>3.09 3.57 4.23</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PA, CRYOUTA, PB, CRYOUTB}_NM</td>
<td>CLK (AREG, BREG) to {P, CARRYOUT} output not using multiplier</td>
<td>1.90 2.11 2.63</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PC, CRYOUTC}</td>
<td>CLK (CREG) to {P, CARRYOUT} output</td>
<td>1.89 2.11 2.62</td>
<td>ns</td>
</tr>
<tr>
<td>Clock to Outs from Input Register Clock to Cascading Output Pins</td>
<td>CLK (AREG, BREG) to {ACOUT, BCOUT} output</td>
<td>0.61 0.68 0.79</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{ACOUTA, BCOUTB}</td>
<td>CLK (AREG, BREG) to {ACOUT, BCOUT} output</td>
<td>0.61 0.68 0.79</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PCOUTA, CRYCOUTA, MULTSIGNOUTA, PCOUTB, CRYCOUTB, MULTSIGNOUTB)_M</td>
<td>CLK (AREG, BREG) to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output using multiplier</td>
<td>3.09 3.57 4.23</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PCOUTA, CRYCOUTA, MULTSIGNOUTA, PCOUTB, CRYCOUTB, MULTSIGNOUTB}_NM</td>
<td>CLK (AREG, BREG) to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output not using multiplier</td>
<td>2.03 2.27 2.82</td>
<td>ns</td>
</tr>
<tr>
<td>TDSPCKO_{PCOUTC, CRYCOUTC, MULTSIGNOUTC}</td>
<td>CLK (CREG) to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output</td>
<td>2.03 2.26 2.82</td>
<td>ns</td>
</tr>
</tbody>
</table>

### Maximum Frequency

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMAX</td>
<td>With all registers used</td>
<td>550 500 450</td>
<td>MHz</td>
</tr>
<tr>
<td>FMAX_PATDET</td>
<td>With pattern detector</td>
<td>515 465 410</td>
<td>MHz</td>
</tr>
<tr>
<td>FMAX_MULT_NOMREG</td>
<td>Two register multiply without MREG</td>
<td>374 324 275</td>
<td>MHz</td>
</tr>
<tr>
<td>FMAX_MULT_NOMREG_PATDET</td>
<td>Two register multiply without MREG with pattern detect</td>
<td>345 300 254</td>
<td>MHz</td>
</tr>
</tbody>
</table>
## Configuration Switching Characteristics

*Table 70: Configuration Switching Characteristics*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>(T_{\text{PL}})</td>
<td>Program Latency</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>(T_{\text{POR}})</td>
<td>Power-on-Reset</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>(T_{\text{ICCK}})</td>
<td>CCLK (output) delay</td>
<td>400</td>
<td>400</td>
</tr>
<tr>
<td>(T_{\text{PROGRAM}})</td>
<td>Program Pulse Width</td>
<td>250</td>
<td>250</td>
</tr>
<tr>
<td>(T_{\text{DCCK/TCKD}})</td>
<td>DIN Setup/Hold, slave mode</td>
<td>4.0</td>
<td>4.0</td>
</tr>
<tr>
<td>(T_{\text{DSCCK/TSCCKD}})</td>
<td>DIN Setup/Hold, master mode</td>
<td>4.0</td>
<td>4.0</td>
</tr>
<tr>
<td>(T_{\text{CCO}})</td>
<td>DOUT</td>
<td>7.5</td>
<td>7.5</td>
</tr>
<tr>
<td>(F_{\text{MCCK}})</td>
<td>Maximum Frequency, master mode with respect to nominal CCLK.</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>(F_{\text{MCCKTOL}})</td>
<td>Frequency Tolerance, master mode with respect to nominal CCLK.</td>
<td>±50</td>
<td>±50</td>
</tr>
<tr>
<td>(F_{\text{MSCCK}})</td>
<td>Slave mode external CCLK</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>(T_{\text{SMDCCK/TSMCCKD}})</td>
<td>SelectMAP Data Setup/Hold</td>
<td>3.0</td>
<td>3.0</td>
</tr>
<tr>
<td>(T_{\text{SMSCCK/TSMCCKCS}})</td>
<td>CS_B Setup/Hold</td>
<td>3.0</td>
<td>3.0</td>
</tr>
<tr>
<td>(T_{\text{SMCKW/TSMWCCK}})</td>
<td>RDWR_B Setup/Hold</td>
<td>8.0</td>
<td>8.0</td>
</tr>
<tr>
<td>(T_{\text{SMCKSO}})</td>
<td>CSO_B clock to out (330 (\Omega) pull-up resistor required)</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>(T_{\text{SMCO}})</td>
<td>CCLK to DATA out in readback</td>
<td>9.0</td>
<td>9.0</td>
</tr>
<tr>
<td>(T_{\text{SMCKBY}})</td>
<td>CCLK to BUSY out in readback</td>
<td>7.5</td>
<td>7.5</td>
</tr>
<tr>
<td>(F_{\text{SMCCK}})</td>
<td>Maximum Frequency with respect to nominal CCLK.</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>(F_{\text{RBCCK}})</td>
<td>Maximum Readback Frequency with respect to nominal CCLK</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>(F_{\text{MCCKTOL}})</td>
<td>Frequency Tolerance with respect to nominal CCLK.</td>
<td>±50</td>
<td>±50</td>
</tr>
<tr>
<td>(T_{\text{TAPTK}})</td>
<td>TMS and TDI Setup time before TCK</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>(T_{\text{TCKTAP}})</td>
<td>TMS and TDI Hold time after TCK</td>
<td>2.0</td>
<td>2.0</td>
</tr>
<tr>
<td>(T_{\text{TCKTDO}})</td>
<td>TCK falling edge to TDO output valid</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>(F_{\text{TCK}})</td>
<td>Maximum configuration TCK clock frequency</td>
<td>66</td>
<td>66</td>
</tr>
<tr>
<td>(F_{\text{TCKB}})</td>
<td>Maximum boundary-scan TCK clock frequency</td>
<td>66</td>
<td>66</td>
</tr>
</tbody>
</table>

### Power-up Timing Characteristics

- **TPL Program Latency**: 3 ms, Max
- **TPOR Power-on-Reset**: 10 ms, Min/Max
- **TICCK CCLK (output) delay**: 400 ns, Min
- **TPROGRAM Program Pulse Width**: 250 ns, Min

### Master/Slave Serial Mode Programming Switching\(^{(1)}\)

- **TDCCK/TCKD**: DIN Setup/Hold, slave mode
- **TDSCCK/TSCCKD**: DIN Setup/Hold, master mode
- **TCCO**: DOUT
- **FMCC**: Maximum Frequency, master mode with respect to nominal CCLK.
- **FMCCKTOL**: Frequency Tolerance, master mode with respect to nominal CCLK.
- **FMSCCK**: Slave mode external CCLK

### SelectMAP Mode Programming Switching\(^{(1)}\)

- **TSMDCCK/TSMCCKD**: SelectMAP Data Setup/Hold
- **TSMSCCK/TSMCCKCS**: CS\_B Setup/Hold
- **TSMCKW/TSMWCCK**: RDWR\_B Setup/Hold
- **TSMCKSO**: CSO\_B clock to out (330 \(\Omega\) pull-up resistor required)
- **TSMCO**: CCLK to DATA out in readback
- **TSMCKBY**: CCLK to BUSY out in readback
- **FSMCCCK**: Maximum Frequency with respect to nominal CCLK.
- **FRBCCK**: Maximum Readback Frequency with respect to nominal CCLK
- **FMCCKTOL**: Frequency Tolerance with respect to nominal CCLK

### Boundary-Scan Port Timing Specifications

- **TTAPTCK**: TMS and TDI Setup time before TCK
- **TCKTAP**: TMS and TDI Hold time after TCK
- **TCKTDO**: TCK falling edge to TDO output valid
- **FTCK**: Maximum configuration TCK clock frequency
- **FTCKB**: Maximum boundary-scan TCK clock frequency
### Table 70: Configuration Switching Characteristics (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td><strong>BPI Master Flash Mode Programming Switching</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{BPICCO}^{(4)} )</td>
<td>ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B outputs valid after CCLK rising edge</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>( T_{BPIDCC}/T_{BPICCD} )</td>
<td>Setup/Hold on D[15:0] data input pins</td>
<td>3.0 0.5</td>
<td>3.0 0.5</td>
</tr>
<tr>
<td>( T_{INITADDR} )</td>
<td>Minimum period of initial ADDR[25:0] address cycles</td>
<td>3.0 3.0 3.0</td>
<td>CCLK cycles</td>
</tr>
<tr>
<td><strong>SPI Master Flash Mode Programming Switching</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{SPIDCC}/T_{SPIDCCD} )</td>
<td>DIN Setup/Hold before/after the rising CCLK edge</td>
<td>4.0 0.0</td>
<td>4.0 0.0</td>
</tr>
<tr>
<td>( T_{SPICCM} )</td>
<td>MOSI clock to out</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>( T_{SPICCFC} )</td>
<td>FCS_B clock to out</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>( T_{FSINIT}/T_{FSINITB} )</td>
<td>FS[2:0] to INIT_B rising edge Setup and Hold</td>
<td>2 2 2</td>
<td>µs</td>
</tr>
<tr>
<td><strong>CCLK Output (Master Modes)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{MCCKL} )</td>
<td>Master CCLK clock minimum Low time</td>
<td>3.0 3.0 3.0</td>
<td>ns, Min</td>
</tr>
<tr>
<td>( T_{MCCKH} )</td>
<td>Master CCLK clock minimum High time</td>
<td>3.0 3.0 3.0</td>
<td>ns, Min</td>
</tr>
<tr>
<td><strong>CCLK Input (Slave Modes)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{SCCKL} )</td>
<td>Slave CCLK clock minimum Low time</td>
<td>2.0 2.0 2.0</td>
<td>ns, Min</td>
</tr>
<tr>
<td>( T_{SCCKH} )</td>
<td>Slave CCLK clock minimum High time</td>
<td>2.0 2.0 2.0</td>
<td>ns, Min</td>
</tr>
<tr>
<td><strong>Dynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( F_{DCK} )</td>
<td>Maximum frequency for DCLK</td>
<td>500</td>
<td>450</td>
</tr>
<tr>
<td>( T_{DMCCK_DADDR}/T_{DMCK_DADDR} )</td>
<td>DADDR Setup/Hold</td>
<td>1.2 0.0</td>
<td>1.35 0.0</td>
</tr>
<tr>
<td>( T_{DMCCK_DI}/T_{DMCK_DI} )</td>
<td>DI Setup/Hold</td>
<td>1.2 0.0</td>
<td>1.35 0.0</td>
</tr>
<tr>
<td>( T_{DMCCK_DEN}/T_{DMCK_DEN} )</td>
<td>DEN Setup/Hold</td>
<td>1.2 0.0</td>
<td>1.35 0.0</td>
</tr>
<tr>
<td>( T_{DMCCK_DWE}/T_{DMCK_DWE} )</td>
<td>DWE Setup/Hold</td>
<td>1.2 0.0</td>
<td>1.35 0.0</td>
</tr>
<tr>
<td>( T_{DMCKO_DO} )</td>
<td>CLK to out of DO(^{(3)})</td>
<td>1.0 1.12 1.3</td>
<td>ns</td>
</tr>
<tr>
<td>( T_{DMCKO_DRDY} )</td>
<td>CLK to out of DRDY</td>
<td>1.0 1.12 1.3</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Notes:**
1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
2. To support longer delays in configuration, use the design solutions described in [UG190: Virtex-5 FPGA User Guide](https://www.xilinx.com).
3. DO will hold until next DRP operation.
4. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
Clock Buffers and Networks

### Table 71: Global Clock Switching Characteristics (Including BUFGCTRL)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Devices</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{BCCK_CE}/T_{BCCKC_CE})(^{(1)})</td>
<td>CE pins Setup/Hold</td>
<td>All</td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.27</td>
<td>0.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>(T_{BCCK_S}/T_{BCCKC_S})(^{(1)})</td>
<td>S pins Setup/Hold</td>
<td>All</td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.27</td>
<td>0.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.00</td>
<td>0.00</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Devices</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{BCCKO})(^{(2)})</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>BUFGCTRL delay from I0/11 to O</td>
<td>LX20T</td>
<td>N/A</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX30, LX30T, LX50, LX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T, FX70T, FX100T, and FX130T</td>
<td>0.19</td>
<td>0.22</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FX30T</td>
<td>0.23</td>
<td>0.23</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX155 and LX155T</td>
<td>0.12</td>
<td>0.14</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX220, LX220T, LX330, LX330T, SX95T, SX240T, TX150T, TX240T, and FX200T</td>
<td>N/A</td>
<td>0.22</td>
</tr>
</tbody>
</table>

#### Maximum Frequency

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Devices</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(F_{MAX})</td>
<td>Global clock tree (BUFG)</td>
<td>LX20T</td>
<td>N/A</td>
<td>667</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX30, LX30T, LX50, LX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T, FX70T, and FX100T</td>
<td>710</td>
<td>667</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX155, LX155T, and FX100T</td>
<td>650</td>
<td>600</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FX130T</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX220, LX220T, LX330, LX330T, SX95T, SX240T, TX150T, TX240T, and FX200T</td>
<td>N/A</td>
<td>500</td>
</tr>
</tbody>
</table>

**Notes:**

1. \(T_{BCCK_CE}\) and \(T_{BCCKC_CE}\) must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.

2. \(T_{BGCKO}\) (BUFG delay from I0 to O) values are the same as \(T_{BCCKO}\) values.

### Table 72: Input/Output Clock Switching Characteristics (BUFIO)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{BUFIOCKO})</td>
<td>Clock to out delay from I to O</td>
<td>1.08</td>
<td>1.16</td>
</tr>
</tbody>
</table>

#### Maximum Frequency

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(F_{MAX})</td>
<td>I/O clock tree (BUFIO)</td>
<td>710</td>
<td>710</td>
</tr>
</tbody>
</table>
### Table 73: Regional Clock Switching Characteristics (BUFR)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Devices</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>T_{BRCKO,O}</td>
<td>Clock to out delay from I to O</td>
<td>LX20T</td>
<td>N/A</td>
<td>0.79</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX30, LX30T, LX50, LX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T, FX100T, and FX130T</td>
<td>0.56</td>
<td>0.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FX30T</td>
<td>0.72</td>
<td>0.78</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FX70T</td>
<td>0.69</td>
<td>0.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX155 and LX155T</td>
<td>0.73</td>
<td>0.80</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX220, LX220T, LX330, LX330T, SX95T, SX240T, TX150T, TX240T, and FX200T</td>
<td>N/A</td>
<td>0.59</td>
</tr>
<tr>
<td>T_{BRCKO,O,BYP}</td>
<td>Clock to out delay from I to O with Divide Bypass attribute set</td>
<td>LX20T</td>
<td>N/A</td>
<td>0.29</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX30, LX30T, LX50, LX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T, FX30T, FX70T, FX100T, and FX130T</td>
<td>0.23</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX155 and LX155T</td>
<td>0.24</td>
<td>0.26</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LX220, LX220T, LX330, LX330T, SX95T, SX240T, TX150T, TX240T, and FX200T</td>
<td>N/A</td>
<td>0.24</td>
</tr>
<tr>
<td>T_{BRDO,CLR}</td>
<td>Propagation delay from CLR to O</td>
<td>All</td>
<td>0.61</td>
<td>0.70</td>
</tr>
</tbody>
</table>

### Maximum Frequency

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Regional clock tree (BUFR)</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>F_{MAX}</td>
<td>All</td>
<td>300</td>
<td>250</td>
</tr>
</tbody>
</table>
## PLL Switching Characteristics

### Table 74: PLL Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>F&lt;sub&gt;INMAX&lt;/sub&gt;</td>
<td>Maximum Input Clock Frequency</td>
<td>710</td>
<td>710</td>
</tr>
<tr>
<td>F&lt;sub&gt;INMIN&lt;/sub&gt;</td>
<td>Minimum Input Clock Frequency</td>
<td>19</td>
<td>19</td>
</tr>
<tr>
<td>F&lt;sub&gt;INJITTER&lt;/sub&gt;</td>
<td>Maximum Input Clock Period Jitter</td>
<td>&lt;20% of clock input period or 1 ns Max</td>
<td></td>
</tr>
<tr>
<td>F&lt;sub&gt;INDUTY&lt;/sub&gt;</td>
<td>Allowable Input Duty Cycle: 19—49 MHz</td>
<td>25/75</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: 50—199 MHz</td>
<td>30/70</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: 200—399 MHz</td>
<td>35/65</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: 400—499 MHz</td>
<td>40/60</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: &gt;500 MHz</td>
<td>45/55</td>
<td>%</td>
</tr>
<tr>
<td>F&lt;sub&gt;VCOMIN&lt;/sub&gt;</td>
<td>Minimum PLL VCO Frequency</td>
<td>400</td>
<td>400</td>
</tr>
<tr>
<td>F&lt;sub&gt;VCOMAX&lt;/sub&gt;</td>
<td>Maximum PLL VCO Frequency</td>
<td>1440</td>
<td>1200</td>
</tr>
<tr>
<td>F&lt;sub&gt;BANDWIDTH&lt;/sub&gt;</td>
<td>Low PLL Bandwidth at Typical(^{(1)})</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>High PLL Bandwidth at Typical(^{(1)})</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>T&lt;sub&gt;STAPHAOFFSET&lt;/sub&gt;</td>
<td>Static Phase Offset of the PLL Outputs</td>
<td>120</td>
<td>120</td>
</tr>
<tr>
<td>T&lt;sub&gt;OJITTER&lt;/sub&gt;</td>
<td>PLL Output Jitter(^{(2)})</td>
<td>Note 1</td>
<td></td>
</tr>
<tr>
<td>T&lt;sub&gt;OUTDUTY&lt;/sub&gt;</td>
<td>PLL Output Clock Duty Cycle Precision(^{(3)})</td>
<td>±150</td>
<td>±200</td>
</tr>
<tr>
<td>T&lt;sub&gt;LOCKMAX&lt;/sub&gt;</td>
<td>PLL Maximum Lock Time(^{(4)})</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>F&lt;sub&gt;OUTMAX&lt;/sub&gt;</td>
<td>PLL Maximum Output Frequency for LX20T devices</td>
<td>N/A</td>
<td>667</td>
</tr>
<tr>
<td></td>
<td>PLL Maximum Output Frequency for LX30, LX30T, LX50,</td>
<td>710</td>
<td>667</td>
</tr>
<tr>
<td></td>
<td>LX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>FX30T, and FX70T devices</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PLL Maximum Output Frequency for LX155, LX155T,</td>
<td>650</td>
<td>600</td>
</tr>
<tr>
<td></td>
<td>and FX100T devices</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PLL Maximum Output Frequency for FX130T devices</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td></td>
<td>PLL Maximum Output Frequency for LX220, LX220T,</td>
<td>N/A</td>
<td>500</td>
</tr>
<tr>
<td></td>
<td>LX330, LX330T, SX95T, SX240T, TX150T, TX240T, and</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>FX200T devices</td>
<td></td>
<td></td>
</tr>
<tr>
<td>F&lt;sub&gt;OUTMIN&lt;/sub&gt;</td>
<td>PLL Minimum Output Frequency(^{(5)})</td>
<td>3.125</td>
<td>3.125</td>
</tr>
<tr>
<td>T&lt;sub&gt;EXTFDOVAR&lt;/sub&gt;</td>
<td>External Clock Feedback Variation</td>
<td>&lt;20% of clock input period or 1 ns Max</td>
<td></td>
</tr>
<tr>
<td>R&lt;sub&gt;STMINPULSE&lt;/sub&gt;</td>
<td>Minimum Reset Pulse Width</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>F&lt;sub&gt;FPDMAX&lt;/sub&gt;</td>
<td>Maximum Frequency at the Phase Frequency Detector</td>
<td>550</td>
<td>500</td>
</tr>
<tr>
<td>F&lt;sub&gt;FPDMIN&lt;/sub&gt;</td>
<td>Minimum Frequency at the Phase Frequency Detector</td>
<td>19</td>
<td>19</td>
</tr>
<tr>
<td>T&lt;sub&gt;FBDELAY&lt;/sub&gt;</td>
<td>Maximum External Delay in the Feedback Path</td>
<td>3 ns Max or one CL Klein cycle</td>
<td></td>
</tr>
</tbody>
</table>

### Notes:
1. The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. Values for this parameter are available in the Architecture Wizard.
3. Includes global clock buffer.
4. The LOCK signal must be sampled after T<sub>LOCKMAX</sub>. The LOCK signal is invalid after configuration or reset until the T<sub>LOCKMAX</sub> time has expired.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
Table 75: PLL in PMCD Mode Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{PLLCK_REL}/T_{PLLCKC_REL}</td>
<td>REL Setup and Hold for all Outputs</td>
<td>-3</td>
<td>0.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>0.60</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>0.60</td>
</tr>
<tr>
<td>T_{PLLCKO}</td>
<td>Maximum Clock Propagation Delay</td>
<td>-3</td>
<td>4.6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>4.6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>5.2</td>
</tr>
<tr>
<td>CLKIN_FREQ_MAX</td>
<td>Maximum Input Frequency</td>
<td>-3</td>
<td>710</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>710</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>645</td>
</tr>
<tr>
<td>CLKIN_FREQ_MIN</td>
<td>Minimum Input Frequency</td>
<td>-3</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>1</td>
</tr>
<tr>
<td>CLKIN_DUTY_CYCLE</td>
<td>Allowable Input Duty Cycle: 1—49 MHz</td>
<td>-3</td>
<td>25/75</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: 50—199 MHz</td>
<td>-2</td>
<td>30/70</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: 200—399 MHz</td>
<td>-1</td>
<td>35/65</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: 400—499 MHz</td>
<td></td>
<td>40/60</td>
</tr>
<tr>
<td></td>
<td>Allowable Input Duty Cycle: &gt;500 MHz</td>
<td></td>
<td>45/55</td>
</tr>
<tr>
<td>RES_REL_PULSE_MIN</td>
<td>Minimum Pulse Width for RST and REL</td>
<td>-3</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>5</td>
</tr>
</tbody>
</table>
### DCM Switching Characteristics

**Table 76: Operating Frequency Ranges for DCM in Maximum Speed (MS) Mode**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td><strong>Outputs Clocks (Low Frequency Mode)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F\textsubscript{1XLFSMIN}</td>
<td>CLK0, CLK90, CLK180, CLK270</td>
<td>32.00</td>
<td>32.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>150.00</td>
<td>135.00</td>
</tr>
<tr>
<td>F\textsubscript{2XLFSMIN}</td>
<td>CLK2X, CLK2X180</td>
<td>64.00</td>
<td>64.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>300.00</td>
<td>270.00</td>
</tr>
<tr>
<td>F\textsubscript{DVLFSMIN}</td>
<td>CLKDV</td>
<td>2.0</td>
<td>2.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100.00</td>
<td>90.00</td>
</tr>
<tr>
<td>F\textsubscript{FXLFSMIN}</td>
<td>CLKFX, CLKFX180</td>
<td>32.00</td>
<td>32.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>180.00</td>
<td>160.00</td>
</tr>
<tr>
<td><strong>Input Clocks (Low Frequency Mode)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F\textsubscript{DLLLFSMIN}</td>
<td>CLKIN (using DLL outputs)(^{(1, 3, 4)})</td>
<td>32.00</td>
<td>32.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>150.00</td>
<td>135.00</td>
</tr>
<tr>
<td>F\textsubscript{CLKINFFXFSMIN}</td>
<td>CLKIN (using DFS outputs only)(^{(2, 3, 4)})</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>180.00</td>
<td>160.00</td>
</tr>
<tr>
<td>F\textsubscript{PSCLKLFSMIN}</td>
<td>PSCLK</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>550.00</td>
<td>500.00</td>
</tr>
<tr>
<td><strong>Outputs Clocks (High Frequency Mode)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F\textsubscript{1XFHFSMIN}</td>
<td>CLK0, CLK90, CLK180, CLK270</td>
<td>120.00</td>
<td>120.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>550.00</td>
<td>500.00</td>
</tr>
<tr>
<td>F\textsubscript{2XFHFSMIN}</td>
<td>CLK2X, CLK2X180</td>
<td>240.00</td>
<td>240.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>550.00</td>
<td>500.00</td>
</tr>
<tr>
<td>F\textsubscript{DVFHFSMIN}</td>
<td>CLKDV</td>
<td>7.5</td>
<td>7.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>366.67</td>
<td>333.34</td>
</tr>
<tr>
<td>F\textsubscript{FXFHFSMIN}</td>
<td>CLKFX, CLKFX180</td>
<td>140.00</td>
<td>140.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>400.00</td>
<td>375.00</td>
</tr>
<tr>
<td><strong>Input Clocks (High Frequency Mode)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F\textsubscript{DLLHFMSMIN}</td>
<td>CLKIN (using DLL outputs)(^{(1, 3, 4)})</td>
<td>120.00</td>
<td>120.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>550.00</td>
<td>500.00</td>
</tr>
<tr>
<td>F\textsubscript{CLKINFFXFSMIN}</td>
<td>CLKIN (using DFS outputs only)(^{(2, 3, 4)})</td>
<td>25.00</td>
<td>25.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>400.00</td>
<td>375.00</td>
</tr>
<tr>
<td>F\textsubscript{PSCLKHFSMIN}</td>
<td>PSCLK</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>550.00</td>
<td>500.00</td>
</tr>
</tbody>
</table>

**Notes:**

1. DLL outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2. DFS outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3. When using the DCMs CLKIN\_DIVIDE\_BY\_2 attribute these values should be doubled. Other resources can limit the maximum input frequency.
4. When using a CLKIN frequency > 400 MHz and the DCMs CLKIN\_DIVIDE\_BY\_2 attribute, the CLKIN duty cycle must be within ±5% (45/55 to 55/45).
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>F1XMRMIN</td>
<td>CLKO, CLK90, CLK180, CLK270</td>
<td>19.00</td>
<td>19.00</td>
</tr>
<tr>
<td>F1XMRMAX</td>
<td></td>
<td>32.00</td>
<td>32.00</td>
</tr>
<tr>
<td>F2XMRMIN</td>
<td>CLKO2X, CLKO2X180</td>
<td>38.00</td>
<td>38.00</td>
</tr>
<tr>
<td>F2XMRMAX</td>
<td></td>
<td>64.00</td>
<td>64.00</td>
</tr>
<tr>
<td>FDLLMRMIN</td>
<td>CLKDV</td>
<td>1.19</td>
<td>1.19</td>
</tr>
<tr>
<td>FDLLMRMAX</td>
<td></td>
<td>21.34</td>
<td>21.34</td>
</tr>
<tr>
<td>FFXMRMIN</td>
<td>CLKOFX, CLKOFX180</td>
<td>19.00</td>
<td>19.00</td>
</tr>
<tr>
<td>FFXMRMAX</td>
<td></td>
<td>40.00</td>
<td>40.00</td>
</tr>
<tr>
<td>FCLKINDLLMRMIN</td>
<td>CLKOIN (using DLL outputs)</td>
<td>19.00</td>
<td>19.00</td>
</tr>
<tr>
<td>FCLKINDLLMRMAX</td>
<td></td>
<td>32.00</td>
<td>32.00</td>
</tr>
<tr>
<td>FCLKINFXMRMIN</td>
<td>CLKOIN (using DFS outputs only)</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>FCLKINFXMRMAX</td>
<td></td>
<td>40.00</td>
<td>40.00</td>
</tr>
<tr>
<td>FPSCLKMRMIN</td>
<td>PSCLK</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>FPSCLKMRMAX</td>
<td></td>
<td>300.00</td>
<td>270.00</td>
</tr>
</tbody>
</table>

Notes:
1. DLL Outputs are used in these instances to describe the outputs: CLKO, CLK90, CLK180, CLK270, CLKO2X, CLKO2X180, and CLKDv.
2. DFS Outputs are used in these instances to describe the outputs: CLKOFX and CLKOFX180.
3. When using the DCMs CLKO_DIVIDE_BY_2 attribute these values should be doubled. Other resources can limit the maximum input frequency.
4. When using a CLKO frequency > 400 MHz and the DCMs CLKO_DIVIDE_BY_2 attribute, the CLKO duty cycle must be within ±5% (45/55 to 55/45).
### Table 78: Input Clock Tolerances

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Frequency Range</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{DUTYCYCRANGE_1} )</td>
<td>PSCLK only</td>
<td>&lt; 1 MHz</td>
<td>25 - 75</td>
<td>%</td>
</tr>
<tr>
<td>( T_{DUTYCYCRANGE_1_50} )</td>
<td>PSCLK and CLKIN</td>
<td>1 - 50 MHz</td>
<td>25 - 75</td>
<td>%</td>
</tr>
<tr>
<td>( T_{DUTYCYCRANGE_50_100} )</td>
<td></td>
<td>50 - 100 MHz</td>
<td>30 - 70</td>
<td>%</td>
</tr>
<tr>
<td>( T_{DUTYCYCRANGE_100_200} )</td>
<td></td>
<td>100 - 200 MHz</td>
<td>40 - 60</td>
<td>%</td>
</tr>
<tr>
<td>( T_{DUTYCYCRANGE_200_400} )</td>
<td></td>
<td>200 - 400 MHz(^{(4)})</td>
<td>45 - 55</td>
<td>%</td>
</tr>
<tr>
<td>( T_{DUTYCYCRANGE_400} )</td>
<td></td>
<td>&gt; 400 MHz</td>
<td>45 - 55</td>
<td>%</td>
</tr>
</tbody>
</table>

**Input Clock Cycle-Cycle Jitter (Low Frequency Mode)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Frequency Range</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{CYCLFDLL} )</td>
<td>CLKIN (using DLL outputs)(^{(1)})</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_{CYCLFFX} )</td>
<td>CLKIN (using DFS outputs)(^{(2)})</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Input Clock Cycle-Cycle Jitter (High Frequency Mode)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{CYCHFDLL} )</td>
<td>CLKIN (using DLL outputs)(^{(1)})</td>
<td>150.00</td>
<td>ps</td>
</tr>
<tr>
<td>( T_{CYCHFFX} )</td>
<td>CLKIN (using DFS outputs)(^{(2)})</td>
<td>150.00</td>
<td>ps</td>
</tr>
</tbody>
</table>

**Input Clock Period Jitter (Low Frequency Mode)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{PERLFDLL} )</td>
<td>CLKIN (using DLL outputs)(^{(1)})</td>
<td>1.00</td>
<td>ns</td>
</tr>
<tr>
<td>( T_{PERLFFX} )</td>
<td>CLKIN (using DFS outputs)(^{(2)})</td>
<td>1.00</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Input Clock Period Jitter (High Frequency Mode)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{PERHFDLL} )</td>
<td>CLKIN (using DLL outputs)(^{(1)})</td>
<td>1.00</td>
<td>ns</td>
</tr>
<tr>
<td>( T_{PERHFFX} )</td>
<td>CLKIN (using DFS outputs)(^{(2)})</td>
<td>1.00</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Feedback Clock Path Delay Variation**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{CLKFB_DELAY_VAR} )</td>
<td>CLKFB off-chip feedback</td>
<td>1.00</td>
<td>ns</td>
</tr>
</tbody>
</table>

### Notes:

1. DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2. DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3. If both DLL and DFS outputs are used, follow the more restrictive specifications.
4. This duty cycle specification does not apply to the GTP_DUAL to DCM or GTX_DUAL to DCM connection. The GTP transceivers drive the DCMs at the following frequencies: 320 MHz for -1 speed grade devices, 375 MHz for -2 speed grade devices, or 375 MHz for -3 speed grade devices. The GTX transceivers drive the DCMs at the following frequencies: 450 MHz for -1 speed grade devices or 500 MHz for -2 speed grade devices.
## Output Clock Jitter

Table 79: Output Clock Jitter

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Constraints</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td><strong>Clock Synthesis Period Jitter</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{PERJITT_0}$</td>
<td>CLK0</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
</tr>
<tr>
<td>$T_{PERJITT_90}$</td>
<td>CLK90</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
</tr>
<tr>
<td>$T_{PERJITT_180}$</td>
<td>CLK180</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
</tr>
<tr>
<td>$T_{PERJITT_270}$</td>
<td>CLK270</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
<td>$\pm120$</td>
</tr>
<tr>
<td>$T_{PERJITT_2X}$</td>
<td>CLK2X, CLK2X180</td>
<td>$\pm200$</td>
<td>$\pm200$</td>
<td>$\pm230$</td>
</tr>
<tr>
<td>$T_{PERJITT_DV1}$</td>
<td>CLKDV (integer division)</td>
<td>$\pm150$</td>
<td>$\pm150$</td>
<td>$\pm180$</td>
</tr>
<tr>
<td>$T_{PERJITT_DV2}$</td>
<td>CLKDV (non-integer division)</td>
<td>$\pm300$</td>
<td>$\pm300$</td>
<td>$\pm345$</td>
</tr>
<tr>
<td>$T_{PERJITT_FX}$</td>
<td>CLKFX, CLKFX180</td>
<td>Note 1</td>
<td>Note 1</td>
<td>Note 1</td>
</tr>
</tbody>
</table>

**Notes:**
1. Values for this parameter are available in the Architecture Wizard.

## Output Clock Phase Alignment

Table 80: Output Clock Phase Alignment

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Constraints</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td><strong>Phase Offset Between CLKin and CLKFb</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{IN_FB_OFFSET}$</td>
<td>CLKin/CLKFb</td>
<td>$\pm50$</td>
<td>$\pm50$</td>
<td>$\pm60$</td>
</tr>
</tbody>
</table>

**Phase Offset Between Any DCM Outputs**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Constraints</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>$T_{OUT_OFFSET_1X}$</td>
<td>CLK0, CLK90, CLK180, CLK270</td>
<td>$\pm140$</td>
<td>$\pm140$</td>
<td>$\pm160$</td>
</tr>
<tr>
<td>$T_{OUT_OFFSET_2X}$</td>
<td>CLK2X, CLK2X180, CLKDv</td>
<td>$\pm150$</td>
<td>$\pm150$</td>
<td>$\pm200$</td>
</tr>
<tr>
<td>$T_{OUT_OFFSET_FX}$</td>
<td>CLKFX, CLKFX180</td>
<td>$\pm160$</td>
<td>$\pm160$</td>
<td>$\pm220$</td>
</tr>
</tbody>
</table>

**Duty Cycle Precision**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Constraints</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>$T_{DUTY_CYC_DLL}$</td>
<td>DLL outputs$^{(3)}$</td>
<td>$\pm150$</td>
<td>$\pm150$</td>
<td>$\pm180$</td>
</tr>
<tr>
<td>$T_{DUTY_CYC_FX}$</td>
<td>DFS outputs$^{(4)}$</td>
<td>$\pm150$</td>
<td>$\pm150$</td>
<td>$\pm180$</td>
</tr>
</tbody>
</table>

**Notes:**
1. All phase offsets are in respect to group CLK1X.
2. CLKOUT_DUTY_CYCLE_DLL applies to the 1X clock outputs (CLK0, CLK90, CLK180, and CLK270) only if DUTY_CYCLE_CORRECTION = TRUE. The duty cycle distortion includes the global clock tree (BUFG).
3. DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDv.
4. DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
### Table 81: Miscellaneous Timing Parameters

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>µs</td>
<td>µs</td>
</tr>
<tr>
<td><strong>Time Required to Achieve LOCK</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T_DLL_240</td>
<td>DLL output – Frequency range &gt; 240 MHz (1)</td>
<td>80.00</td>
<td>80.00</td>
</tr>
<tr>
<td>T_DLL_120_240</td>
<td>DLL output – Frequency range 120 - 240 MHz (1)</td>
<td>250.00</td>
<td>250.00</td>
</tr>
<tr>
<td>T_DLL_60_120</td>
<td>DLL output – Frequency range 60 - 120 MHz (1)</td>
<td>900.00</td>
<td>900.00</td>
</tr>
<tr>
<td>T_DLL_50_60</td>
<td>DLL output – Frequency range 50 - 60 MHz (1)</td>
<td>1300.00</td>
<td>1300.00</td>
</tr>
<tr>
<td>T_DLL_40_50</td>
<td>DLL output – Frequency range 40 - 50 MHz (1)</td>
<td>2000.00</td>
<td>2000.00</td>
</tr>
<tr>
<td>T_DLL_30_40</td>
<td>DLL output – Frequency range 30 - 40 MHz (1)</td>
<td>3600.00</td>
<td>3600.00</td>
</tr>
<tr>
<td>T_DLL_24_30</td>
<td>DLL output – Frequency range 24 - 30 MHz (1)</td>
<td>5000.00</td>
<td>5000.00</td>
</tr>
<tr>
<td>T_DLL_30</td>
<td>DLL output – Frequency range &lt; 30 MHz (1)</td>
<td>5000.00</td>
<td>5000.00</td>
</tr>
<tr>
<td>T_FX_MIN</td>
<td>DFS outputs (2)</td>
<td>10.00</td>
<td>10.00</td>
</tr>
<tr>
<td>T_FX_MAX</td>
<td></td>
<td>10.00</td>
<td>10.00</td>
</tr>
<tr>
<td>T_DLL_FINE_SHIFT</td>
<td>Multiplication factor for DLL lock time with Fine Shift</td>
<td>2.00</td>
<td>2.00</td>
</tr>
</tbody>
</table>

#### Fine Phase Shifting

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_RANGE_MS</td>
<td>7.00</td>
<td>7.00</td>
</tr>
<tr>
<td>T_RANGE_MR</td>
<td>10.00</td>
<td>10.00</td>
</tr>
</tbody>
</table>

#### Delay Lines

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_TAP_MS_MIN</td>
<td>7.00</td>
<td>7.00</td>
</tr>
<tr>
<td>T_TAP_MS_MAX</td>
<td>30.00</td>
<td>30.00</td>
</tr>
<tr>
<td>T_TAP_MR_MIN</td>
<td>10.00</td>
<td>10.00</td>
</tr>
<tr>
<td>T_TAP_MR_MAX</td>
<td>40.00</td>
<td>40.00</td>
</tr>
</tbody>
</table>

Notes:
1. DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2. DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.

### Table 82: Frequency Synthesis

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKFX_MULTIPLY</td>
<td>2</td>
<td>33</td>
</tr>
<tr>
<td>CLKFX_DIVIDE</td>
<td>1</td>
<td>32</td>
</tr>
</tbody>
</table>

### Table 83: DCM Switching Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>µs</td>
<td>µs</td>
</tr>
<tr>
<td>T_DMCCK_PSEN/T_DMCCK_PSEN</td>
<td>PSEN Setup/Hold</td>
<td>1.20</td>
<td>0.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_DMCCK_PSINCDEC/T_DMCCK_PSINCDEC</td>
<td>PSINCDEC Setup/Hold</td>
<td>1.20</td>
<td>0.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_DMCCK_PSDONE</td>
<td>Clock to out of PSDONE</td>
<td>1.00</td>
<td>1.12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
**Virtex-5 Device Pin-to-Pin Output Parameter Guidelines**

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 84. Values are expressed in nanoseconds unless otherwise noted.

*Table 84: Global Clock Input to Output Delay Without DCM or PLL*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>LVCMOS25</td>
<td>Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <em>without</em> DCM or PLL</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>5.98</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>5.54</td>
<td>6.04</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>5.54</td>
<td>6.04</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>5.59</td>
<td>6.09</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>5.59</td>
<td>6.09</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>5.78</td>
<td>6.28</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>5.78</td>
<td>6.28</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>5.84</td>
<td>6.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>5.84</td>
<td>6.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>6.16</td>
<td>6.68</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>6.16</td>
<td>6.68</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>6.99</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>6.99</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>7.17</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>7.17</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>5.72</td>
<td>6.22</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>5.77</td>
<td>6.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>6.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>7.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>6.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>6.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>5.73</td>
<td>6.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>5.82</td>
<td>6.33</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>6.21</td>
<td>6.73</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>6.28</td>
<td>6.80</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>7.17</td>
</tr>
</tbody>
</table>

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
### Table 85: Global Clock Input to Output Delay With DCM in System-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td>Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <em>with DCM in System-Synchronous Mode</em></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T\text{ICKOFDCM}</td>
<td>Global Clock and OUTFF <em>with DCM</em></td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>2.53</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>2.33</td>
<td>2.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>2.33</td>
<td>2.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>2.35</td>
<td>2.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>2.35</td>
<td>2.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>2.41</td>
<td>2.63</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>2.41</td>
<td>2.63</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>2.46</td>
<td>2.69</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>2.46</td>
<td>2.69</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>2.51</td>
<td>2.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>2.51</td>
<td>2.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>2.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>2.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>3.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>3.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>2.44</td>
<td>2.67</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>2.46</td>
<td>2.69</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>2.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>3.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>2.77</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>2.78</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFXT30T</td>
<td>2.55</td>
<td>2.82</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFXT70T</td>
<td>2.48</td>
<td>2.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFXT100T</td>
<td>2.33</td>
<td>2.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFXT130T</td>
<td>2.40</td>
<td>2.67</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFXT200T</td>
<td>N/A</td>
<td>2.87</td>
</tr>
</tbody>
</table>

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM output jitter is already included in the timing calculation.
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVCMOS25</td>
<td>Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM in Source-Synchronous Mode</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>3.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>3.45</td>
<td>3.71</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>3.45</td>
<td>3.71</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>3.47</td>
<td>3.73</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>3.47</td>
<td>3.73</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>3.60</td>
<td>3.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>3.60</td>
<td>3.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>3.65</td>
<td>3.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>3.65</td>
<td>3.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>3.91</td>
<td>4.18</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>3.91</td>
<td>4.18</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>4.41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>4.41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>4.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>4.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>3.63</td>
<td>3.89</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>3.65</td>
<td>3.91</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>4.16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>4.65</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>4.07</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>4.30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>3.74</td>
<td>4.05</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>3.67</td>
<td>3.96</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>3.82</td>
<td>4.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>3.99</td>
<td>4.29</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>4.60</td>
</tr>
</tbody>
</table>

Notes:
1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM output jitter is already included in the timing calculation.
Table 87: Global Clock Input to Output Delay With PLL in System-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{ICKOFPLL}</td>
<td>Global Clock and OUTFF with PLL</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>2.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>2.03</td>
<td>2.70</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>2.03</td>
<td>2.70</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>2.20</td>
<td>2.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>2.20</td>
<td>2.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>2.21</td>
<td>2.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>2.21</td>
<td>2.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>2.25</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>2.25</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>2.34</td>
<td>3.01</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>2.34</td>
<td>3.01</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>3.12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>3.12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>3.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>3.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>2.02</td>
<td>2.62</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>2.12</td>
<td>2.76</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>2.69</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>3.34</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>3.04</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>2.44</td>
<td>3.06</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>2.48</td>
<td>3.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>2.41</td>
<td>3.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>2.48</td>
<td>3.17</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>3.35</td>
</tr>
</tbody>
</table>

Notes:
1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.
Table 88: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>4.31</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>3.96</td>
<td>4.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>3.96</td>
<td>4.32</td>
</tr>
<tr>
<td>TICKOFPLL_0</td>
<td></td>
<td>XC5VLX50</td>
<td>4.05</td>
<td>4.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>4.05</td>
<td>4.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>4.07</td>
<td>4.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>4.07</td>
<td>4.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>4.11</td>
<td>4.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>4.11</td>
<td>4.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>4.31</td>
<td>4.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>4.31</td>
<td>4.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>4.85</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>4.85</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>5.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>5.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>4.19</td>
<td>4.54</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>4.20</td>
<td>4.54</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>4.68</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>5.07</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>4.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>4.71</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>4.23</td>
<td>4.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>4.22</td>
<td>4.54</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>4.35</td>
<td>4.70</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>4.49</td>
<td>4.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>5.04</td>
</tr>
</tbody>
</table>

Notes:
1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.
### Table 89: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>LVCMOS25</td>
<td>Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM and PLL in System-Synchronous Mode</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TICKOFDCM_PLL</td>
<td>Global Clock and OUTFF with DCM and PLL</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>2.45</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>2.25</td>
<td>2.48</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>2.25</td>
<td>2.48</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>2.27</td>
<td>2.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>2.27</td>
<td>2.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>2.33</td>
<td>2.55</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>2.33</td>
<td>2.55</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>2.38</td>
<td>2.61</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>2.38</td>
<td>2.61</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>2.43</td>
<td>2.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>2.43</td>
<td>2.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>2.75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>2.75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>2.36</td>
<td>2.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>2.38</td>
<td>2.61</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>2.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>2.69</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>2.70</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>2.47</td>
<td>2.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>2.40</td>
<td>2.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>2.25</td>
<td>2.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>2.32</td>
<td>2.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>2.79</td>
</tr>
</tbody>
</table>

**Notes:**
1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.
Table 90: Global Clock Input to Output Delay With DCM and PLL in Source-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TICKOFDCMPLL</td>
<td>Global Clock and OUTFF with DCM and PLL</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>3.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>3.37</td>
<td>3.63</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>3.37</td>
<td>3.63</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>3.39</td>
<td>3.65</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>3.39</td>
<td>3.65</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>3.52</td>
<td>3.78</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>3.52</td>
<td>3.78</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>3.57</td>
<td>3.84</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>3.57</td>
<td>3.84</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>3.83</td>
<td>4.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>3.83</td>
<td>4.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>4.33</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>4.33</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>4.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>4.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>3.55</td>
<td>3.81</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>3.57</td>
<td>3.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>4.08</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>4.57</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>3.99</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>4.22</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>3.66</td>
<td>3.97</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>3.59</td>
<td>3.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>3.74</td>
<td>4.02</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>3.91</td>
<td>4.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>4.52</td>
</tr>
</tbody>
</table>

Notes:
1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.
Virtex-5 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 91. Values are expressed in nanoseconds unless otherwise noted.

**Table 91: Global Clock Setup and Hold Without DCM or PLL**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>TPFD/TPFD</td>
<td>Full Delay (Legacy Delay or Default Delay)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Global Clock and IFF(2) without DCM or PLL</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>1.63</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>1.49</td>
<td>1.60</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.35</td>
<td>-0.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>1.49</td>
<td>1.60</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.35</td>
<td>-0.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>1.48</td>
<td>1.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.30</td>
<td>-0.30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>1.48</td>
<td>1.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.30</td>
<td>-0.30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>1.75</td>
<td>1.89</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.49</td>
<td>-0.49</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>1.75</td>
<td>1.89</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.49</td>
<td>-0.49</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>1.74</td>
<td>1.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.43</td>
<td>-0.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>1.73</td>
<td>1.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.43</td>
<td>-0.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>2.06</td>
<td>2.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.50</td>
<td>-0.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>2.06</td>
<td>2.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.50</td>
<td>-0.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>2.57</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>2.57</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>2.55</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>2.57</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>1.47</td>
<td>1.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.16</td>
<td>-0.16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>1.62</td>
<td>1.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.31</td>
<td>-0.31</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>2.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>2.01</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.18</td>
</tr>
</tbody>
</table>
### Table 91: Global Clock Setup and Hold Without DCM or PLL (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
<tr>
<td>$T_{PSFD}$</td>
<td>Full Delay (Legacy Delay or Default Delay) Global Clock and IFF(2) without DCM or PLL</td>
<td>XC5V TX150T</td>
<td>N/A</td>
<td>2.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$-0.82$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5V TX240T</td>
<td>N/A</td>
<td>2.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$-0.85$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5V FX30T</td>
<td>2.05</td>
<td>2.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$-0.27$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5V FX70T</td>
<td>1.85</td>
<td>2.06</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$-0.30$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5V FX100T</td>
<td>2.20</td>
<td>2.38</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$-0.42$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5V FX130T</td>
<td>2.33</td>
<td>2.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$-0.55$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5V FX200T</td>
<td>N/A</td>
<td>2.52</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$-0.43$</td>
</tr>
</tbody>
</table>

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
### Table 92: Global Clock Setup and Hold With DCM in System-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{PSDCM}/T_{PHDCM}</td>
<td>No Delay Global Clock and IFF(^{(2)}) with DCM in System-Synchronous Mode</td>
<td>XC5VLX20T</td>
<td>-3</td>
<td>1.47</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>-3</td>
<td>1.53</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>-3</td>
<td>1.53</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.88</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>-3</td>
<td>1.52</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.48</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>-3</td>
<td>1.52</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.48</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>-3</td>
<td>1.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.95</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>-3</td>
<td>1.57</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.95</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>-3</td>
<td>1.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.37</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.95</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>-3</td>
<td>1.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.37</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.95</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>-3</td>
<td>2.02</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>2.38</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>-3</td>
<td>2.02</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>2.38</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>-3</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>2.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>-3</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>2.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>-3</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>2.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>-3</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>2.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>-3</td>
<td>1.60</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.39</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.98</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>-3</td>
<td>1.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.37</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>1.95</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>-3</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.41</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>2.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>-3</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.10</td>
</tr>
</tbody>
</table>
### Table 92: Global Clock Setup and Hold With DCM in System-Synchronous Mode (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{PSDCM}/T_{PHDCM})</td>
<td>No Delay Global Clock and IFF(^{(2)}) with DCM in System-Synchronous Mode</td>
<td>XC5VTX150T</td>
<td>-3</td>
<td>1.85</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.33</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>2.05</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>-3</td>
<td>2.11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>2.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>-3</td>
<td>1.80</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.28</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>1.89</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>-3</td>
<td>1.76</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>1.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>-3</td>
<td>2.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>2.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>-3</td>
<td>2.33</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>2.48</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>-3</td>
<td>2.30</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.23</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>2.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{PSDCM0} ) / ( T_{PHDCM0} )</td>
<td>No Delay Global Clock and IFF(^{(2)}) with DCM in Source-Synchronous Mode</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>0.12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>0.27</td>
<td>0.62</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>0.27</td>
<td>0.62</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>0.26</td>
<td>0.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>0.25</td>
<td>0.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>0.23</td>
<td>0.76</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>0.23</td>
<td>0.76</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>0.23</td>
<td>0.82</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>0.23</td>
<td>0.82</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>0.12</td>
<td>1.08</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>0.12</td>
<td>1.08</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>0.25</td>
<td>0.80</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>0.24</td>
<td>0.82</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>0.20</td>
</tr>
</tbody>
</table>
## Table 93: Global Clock Setup and Hold With DCM in Source-Synchronous Mode (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{PSDCM0}/T_{PHDCM0}</td>
<td>No Delay Global Clock and IFF(^{(2)}) with DCM in Source-Synchronous Mode</td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>0.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.97</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1.20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>0.16</td>
<td>0.18</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.91</td>
<td>0.95</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>0.13</td>
<td>0.14</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.83</td>
<td>0.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>0.21</td>
<td>0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.98</td>
<td>1.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>0.19</td>
<td>0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.15</td>
<td>1.19</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>0.14</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1.50</td>
</tr>
</tbody>
</table>

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.

2. IFF = Input Flip-Flop or Latch

3. Use IBIS to determine any duty-cycle distortion incurred using various standards.
### Table 94: Global Clock Setup and Hold With PLL in System-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{PSPLL}$</td>
<td>No Delay Global Clock and IFF[2] with PLL in System-Synchronous Mode</td>
<td>XC5VLX20T</td>
<td>-3</td>
<td>1.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>1.68</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>1.90</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td></td>
<td>1.53</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.80</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td></td>
<td>1.52</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.80</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td></td>
<td>1.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td></td>
<td>1.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.63</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td></td>
<td>1.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.63</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td></td>
<td>1.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td></td>
<td>1.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td></td>
<td>1.91</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.49</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td></td>
<td>1.91</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.49</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td></td>
<td>N/A</td>
</tr>
<tr>
<td>$T_{PHPLL}$</td>
<td></td>
<td></td>
<td></td>
<td>1.93</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td></td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1.93</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td></td>
<td>2.09</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td></td>
<td>2.12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td></td>
<td>1.82</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.82</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td></td>
<td>1.96</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-0.72</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td></td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2.17</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td></td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2.11</td>
</tr>
</tbody>
</table>

1. 

2. IFF refers to the input flip-flop.
Table 94: Global Clock Setup and Hold With PLL in System-Synchronous Mode (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{PSPLL}/T_{PHPLL} )</td>
<td>No Delay Global Clock and IFF(^{(2)}) with PLL in System-Synchronous Mode</td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>1.82  (-0.56)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>2.05  (-0.43)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>1.82 (-0.40)</td>
<td>1.93 (-0.40)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>1.79 (-0.30)</td>
<td>1.90 (-0.30)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>1.81 (-0.43)</td>
<td>1.91 (-0.40)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>1.79 (-0.29)</td>
<td>1.95 (-0.28)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>2.08  (-0.14)</td>
</tr>
</tbody>
</table>

Notes:
1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.
### Table 95: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{PSPLL0}/T_{PHPLL0} )</td>
<td>No Delay Global Clock and IFF(^{(2)}) with PLL in Source-Synchronous Mode</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>–0.26 1.21 –0.25 1.40 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>–0.33 1.13 –0.33 1.22 –0.33 1.34 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>–0.33 1.13 –0.33 1.22 –0.33 1.34 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>–0.24 1.21 –0.24 1.30 –0.23 1.42 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>–0.24 1.21 –0.24 1.30 –0.23 1.42 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>–0.25 1.23 –0.23 1.30 –0.22 1.39 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>–0.25 1.23 –0.23 1.30 –0.22 1.39 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>–0.26 1.27 –0.24 1.34 –0.23 1.43 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>–0.26 1.27 –0.25 1.34 –0.23 1.43 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>–0.15 1.48 –0.12 1.56 –0.10 1.67 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>–0.16 1.48 –0.12 1.56 –0.10 1.67 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>–0.34 1.75 –0.30 1.80 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>–0.34 1.75 –0.31 1.80 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>–0.34 1.90 –0.30 1.95 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>–0.34 1.90 –0.30 1.95 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>–0.19 1.36 –0.18 1.44 –0.16 1.54 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>–0.27 1.37 –0.26 1.44 –0.25 1.53 ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>–0.26 1.58 –0.24 1.65 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>–0.35 1.97 –0.31 2.02 ns</td>
</tr>
</tbody>
</table>
### Table 95: Global Clock Setup and Hold With PLL in Source-Synchronous Mode (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{PSPLL0}/T_{PHPLL0}$</td>
<td>No Delay Global Clock and IFF(2) with PLL in Source-Synchronous Mode</td>
<td>XC5VTX150T</td>
<td>-3</td>
<td>0.31 1.41</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>-2</td>
<td>0.31 1.61</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>-1</td>
<td>0.31 1.61</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>-3</td>
<td>0.12 1.38</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>-2</td>
<td>0.10 1.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>-1</td>
<td>0.10 1.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>-3</td>
<td>0.10 1.94</td>
</tr>
</tbody>
</table>

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{PSDCMPLL}/$</td>
<td>No Delay Global Clock and IFF$^{(2)}$ with DCM and PLL in System-Synchronous Mode</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{PHDCMPLL}$</td>
<td></td>
<td>XC5VLX30</td>
<td>1.67</td>
<td>1.78</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.64</td>
<td>0.64 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>1.72</td>
<td>1.89</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.58</td>
<td>-0.58</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>1.69</td>
<td>1.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.56</td>
<td>-0.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>1.69</td>
<td>1.86</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.56</td>
<td>-0.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>1.74</td>
<td>1.93</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.51</td>
<td>-0.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>1.74</td>
<td>1.93</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.51</td>
<td>-0.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>1.73</td>
<td>1.93</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.45</td>
<td>-0.45</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>1.73</td>
<td>1.93</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.45</td>
<td>-0.45</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>2.14</td>
<td>2.31</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.40</td>
<td>-0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>2.14</td>
<td>2.31</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.40</td>
<td>-0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>2.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.35</td>
<td>-0.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>2.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.35</td>
<td>-0.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>2.29</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.18</td>
<td>-0.18</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>2.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.18</td>
<td>-0.18</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>1.78</td>
<td>1.97</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.47</td>
<td>-0.47</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>1.76</td>
<td>1.94</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.45</td>
<td>-0.45</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>2.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.49</td>
<td>-0.49</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>2.39</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.18</td>
<td>-0.18</td>
</tr>
</tbody>
</table>

$^{(1)}$ Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.
Table 96: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{PSDCMPLL}</td>
<td>No Delay Global Clock and IFF(2) with DCM and PLL in System-Synchronous Mode</td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>2.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>0.41</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>0.36</td>
</tr>
<tr>
<td>T_{PHDCMPLL}</td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>2.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>1.97</td>
<td>2.08</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.36</td>
<td>-0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>-0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>1.92</td>
<td>2.03</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.44</td>
<td>-0.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>-0.36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>2.40</td>
<td>2.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.59</td>
<td>-0.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.54</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>-0.54</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>2.46</td>
<td>2.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.51</td>
<td>-0.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.47</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.45</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>-0.45</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>2.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-0.31</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>-0.30</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>-0.30</td>
</tr>
</tbody>
</table>

Notes:
1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG.
2. IFF = Input Flip-Flop or Latch.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.
## Table 97: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
</tbody>
</table>

Example Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin,\(^{(1)}\) Using DCM, PLL, and Global Clock Buffer. For situations where clock and data inputs conform to different standards, adjust the setup and hold values accordingly using the values shown in IOB Switching Characteristics, page 32.

1. Note: \(T_{PSD_CMPPLL_0}/T_{PDCMPPLL_0}\) refers to the no delay global clock and IFF with DCM and PLL in source-synchronous mode.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>-3</td>
<td>-2</td>
</tr>
</tbody>
</table>

**Notes:**

1. \(^{(1)}\) Using DCM, PLL, and Global Clock Buffer.

**Units:** ns
### Table 97: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{PSDCMPLL_0}</td>
<td>No Delay Global Clock and IFF$^{(2)}$ with DCM and PLL in Source-Synchronous Mode</td>
<td>XC5VTX150T</td>
<td>-3</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>0.40</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>0.94</td>
</tr>
<tr>
<td>T_{PHDCMPLL_0}</td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>0.38</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>0.39</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>0.34</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>0.29</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>0.35</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.90</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>0.33</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1.07</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>N/A</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>0.29</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>0.33</td>
</tr>
</tbody>
</table>

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.

2. IFF = Input Flip-Flop.
Source-Synchronous Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-5 FPGA source-synchronous transmitter and receiver data-valid windows.

Table 98: Duty Cycle Distortion and Clock-Tree Skew

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{DCD, CLK}</td>
<td>Global Clock Tree Duty Cycle Distortion(1)</td>
<td>All</td>
<td>0.12</td>
<td>0.12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.12</td>
<td></td>
</tr>
<tr>
<td>T_{CKSKEW}</td>
<td>Global Clock Tree Skew(2)</td>
<td>XC5VLX20T</td>
<td>N/A</td>
<td>0.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>0.21</td>
<td>0.22</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.22</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>0.21</td>
<td>0.22</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.22</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>0.26</td>
<td>0.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.28</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>0.26</td>
<td>0.27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.28</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>0.42</td>
<td>0.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.45</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>0.42</td>
<td>0.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.45</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>0.48</td>
<td>0.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.51</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>0.48</td>
<td>0.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.51</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>0.82</td>
<td>0.85</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.88</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>0.82</td>
<td>0.85</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.88</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>N/A</td>
<td>1.07</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.10</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>N/A</td>
<td>1.07</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.10</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>N/A</td>
<td>1.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.29</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>N/A</td>
<td>1.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.29</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>0.38</td>
<td>0.39</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.39</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>0.43</td>
<td>0.44</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.45</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>N/A</td>
<td>0.72</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.74</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>N/A</td>
<td>1.32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.36</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>N/A</td>
<td>0.70</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.73</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>N/A</td>
<td>0.97</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.00</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFHX30T</td>
<td>0.34</td>
<td>0.35</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.35</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFHX70T</td>
<td>0.41</td>
<td>0.42</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.43</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFHX100T</td>
<td>0.82</td>
<td>0.84</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.86</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFHX130T</td>
<td>0.82</td>
<td>0.84</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.86</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFHX200T</td>
<td>N/A</td>
<td>1.24</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.29</td>
<td></td>
</tr>
<tr>
<td>T_{DCD, BUFIO}</td>
<td>I/O clock tree duty cycle distortion</td>
<td>All</td>
<td>0.10</td>
<td>0.10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.10</td>
<td></td>
</tr>
<tr>
<td>T_{BUFIOSKEW}</td>
<td>I/O clock tree skew across one clock region</td>
<td>All</td>
<td>0.07</td>
<td>0.07</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.08</td>
<td></td>
</tr>
<tr>
<td>T_{DCD, BUFR}</td>
<td>Regional clock tree duty cycle distortion</td>
<td>All</td>
<td>0.25</td>
<td>0.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.25</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to the application.
## Table 99: Package Skew

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Package</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_PKGSKEW</td>
<td>Package Skew(1)</td>
<td>XC5VLX20T</td>
<td>FF323</td>
<td>131</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30</td>
<td>FF324</td>
<td>80</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX30T</td>
<td>FF323</td>
<td>127</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50</td>
<td>FF324</td>
<td>80</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX50T</td>
<td>FF665</td>
<td>93</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85</td>
<td>FF665</td>
<td>142</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX85T</td>
<td>FF1153</td>
<td>175</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110</td>
<td>FF1153</td>
<td>174</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX110T</td>
<td>FF1136</td>
<td>162</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155</td>
<td>FF1153</td>
<td>161</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX155T</td>
<td>FF1700</td>
<td>174</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220</td>
<td>FF1760</td>
<td>178</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX220T</td>
<td>FF1738</td>
<td>156</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330</td>
<td>FF1760</td>
<td>177</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VLX330T</td>
<td>FF1738</td>
<td>155</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX35T</td>
<td>FF665</td>
<td>103</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX50T</td>
<td>FF665</td>
<td>103</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX95T</td>
<td>FF1136</td>
<td>176</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VSX240T</td>
<td>FF1738</td>
<td>161</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>FF1156</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX150T</td>
<td>FF1759</td>
<td>157</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VTX240T</td>
<td>FF1759</td>
<td>157</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX30T</td>
<td>FF665</td>
<td>102</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX70T</td>
<td>FF665</td>
<td>102</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX100T</td>
<td>FF1136</td>
<td>153</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX130T</td>
<td>FF1738</td>
<td>181</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC5VFX200T</td>
<td>FF1738</td>
<td>164</td>
<td>ps</td>
</tr>
</tbody>
</table>

**Notes:**

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
2. Package trace length information is available for these device/package combinations. This information can be used to deskew the package.
Table 100: Sample Window

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Device</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{SAMP} )</td>
<td>Sampling Error at Receiver Pins(^{(1)})</td>
<td>All</td>
<td>-3</td>
<td>450</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-2</td>
<td>500</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-1</td>
<td>550</td>
</tr>
</tbody>
</table>

Notes:
1. This parameter indicates the total sampling error of Virtex-5 FPGA DDR input registers across voltage, temperature, and process. The characterization methodology uses the DCM to capture the DDR input registers’ edges of operation. These measurements include:
   - CLK0 DCM jitter
   - DCM accuracy (phase offset)
   - DCM phase shift resolution
   These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of Virtex-5 FPGA DDR input registers across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IODELAY to capture the DDR input registers’ edges of operation. These measurements do not include package or clock tree skew.

Table 101: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Speed Grade</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{PSCS}/T_{PHCS} )</td>
<td>Setup/Hold of I/O clock</td>
<td>-3</td>
<td>-0.56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2</td>
<td>-0.54</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1</td>
<td>-0.54</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.59</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.72</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.91</td>
</tr>
</tbody>
</table>

Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>04/14/2006</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
<tr>
<td>05/12/2006</td>
<td>1.1</td>
<td>• First version posted to the Xilinx website. Minor typographical edits. Revised design software version on page 30.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised ( T_{IDELAYRESOLUTION} ) in Table 64, page 44.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised ( T_{DSPCKO} ) in Table 69, page 48.</td>
</tr>
<tr>
<td>05/24/2006</td>
<td>1.2</td>
<td>• Added register-to-register parameters to Table 52.</td>
</tr>
<tr>
<td>08/04/2006</td>
<td>1.3</td>
<td>• Added ( V_{DPRINT}, V_{DRI}, ) and ( C_{IN} ) values to Table 3.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added HSTL(_I)_12 and LVCMOS12 to Table 7 and renumbered the notes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed pin-to-pin performance (Table 12). Updated and added values to register-register performance Table 52 (was Table 13).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added values to Table 53.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated the speed specification version above Table 54.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added to Table 56 the I/O standards: HSTL(_II)_T(_DCI), HSTL(_II)_T(_DCI)_18, SSSL(_II)_T(_DCI), and SSSL(_II)_T(_DCI).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revisited ( F_{MAX} ) values in Table 68, and RDWR(_B) Setup/Hold values in Table 70.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Table 74, changed ( F_{VCOMAX} ), removed ( T_{LOCKMIN} ), and revised ( T_{LOCKMAX} ) values, also removed note pointing to Architecture Wizard.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed Note 2 on Table 88.</td>
</tr>
</tbody>
</table>
### Date | Version | Revision
--- | --- | ---
09/06/2006 | 2.0 | Added new sections for LXT devices and added LXT devices to the appropriate tables. The addition of the GTP_DUAL Tile Specifications required the tables to be renumbered.  
- Changed maximum $V_{IN}$ values in Table 1 and Table 2.  
- Updated values and added $T_j = 85^\circ C$ to Table 4, page 3.  
- Revised the cascade block RAM Memory, page 28 section in Table 52 to 64K with new I/O delays.  
- Revised the setup and hold times in Table 60, page 40.  
- Added $F_{\text{MAX,CASCADE}}$ to Table 68, page 47.  
- Revised $F_{\text{FXLFMSMAX}}$ and $F_{\text{CLKINLFFXMSMAX}}$ in Table 76, page 57.

10/13/2006 | 2.1 | Added System Monitor parameters. Added XC5VLX85T to appropriate tables.  
- Revised Table 28 including notes. Added Table 29, and Figure 3 and Figure 4.  
- Added Table 48, page 25: RocketIO CRC block.  
- Revised design software version and Table 54 on page 30.  
- Updated ILOGIC Switching Characteristics, page 40  
- Updated $F_{\text{MAX,ECC}}$ in Table 68, page 47.  
- Changed hold times for $T_{\text{SMDCCK}}$, $T_{\text{SMCCKD}}$, and $B_{\text{PIDCC}}$, $T_{\text{BPICCD}}$ in Table 70, page 51.  
- Revised $T_{\text{FBDELAY}}$, $F_{\text{OUTMIN}}$, $F_{\text{OUTMAX}}$, and $F_{\text{INJITTER}}$ Table 74, page 55.  
- Revised Table 76, page 57.

01/05/2007 | 2.2 | Added $I_{\text{IN}}$ to Table 2. Added XC5VLX220T to appropriate tables.  
- Added LVDCI33, LVDCI25, LVDCI18, LVDCI15 to Table 7.  
- Update the symbols in the GTP Transceiver Table 24, Table 25, and Table 26.  
- Add values for -1 speed grade in Table 30, page 16.  
- Added SFI-4.1 values to Table 53, page 29.  
- Removed -3 speed grade from available LX220 device list in Table 54, page 30.  
- Added maximum frequency to Table 72 and Table 73, page 54.  
- In Table 76, page 57 changed the all the CLKDV, CLKFX, and CLKFX180 Min values and the CLKIN Min values in the Input Clocks (High Frequency Mode) section.  
- Added values to Table 79 and Table 80, page 60.
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>02/02/2007</td>
<td>3.0</td>
<td>• Added XC5VSX35T, XC5VSX50T, and SX5VSX95T devices to appropriate tables.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised the ( I_{RPU} ) values in Table 3, page 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised the ( I_{CCAUXQ} ) values in Table 4, page 3.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added values to Table 5, page 6.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Minor added notes and changed descriptions in Table 25, page 13 and Table 26, page 13.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised the SFI-4.1 (SDR LVDS Interface) -1 values in Table 53, page 29.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised gain error, bipolar gain error, and event conversion time in Table 51, page 26</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Changed the design software version that matches this data sheet above Table 54 on page 30.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Switching Characteristics, the following values are revised:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( LVCMOS25 ), Fast, 12 mA in Table 56, page 32.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Setup and Hold and ( T_{CKQ} ) in Table 60, page 40.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( T_{CKQ} ) in Table 61, page 41.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Sequential delay values in Table 63, page 43.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( T_{CBX}, T_{CEO}, ) and ( T_{DICK} ) in Table 65, page 44.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( T_{PRCKO_DO}, T_{PRCKO_POINTERS}, T_{PRCKO_ECCR}, T_{PRCKADD}, T_{RDCK_DI}, T_{RDCK-addon} ), ( T_{RDCK Di}, T_{RDCK Di ECC}, T_{RDCK Di ECC}, T_{RDCK Di ECC}, T_{RDCK Di ECC}, T_{RCKW_RREN}, ) and ( T_{RCKO_FLAGS} ) in Table 68, page 47.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( T_{DSPACK_CC}, T_{DSPACK_CC (RSTAA, RSTBB)}, T_{DSPACK_CC (RSTAA, RSTBB)}, T_{DSPACK_CC (RSTAA, RSTBB)}, F_{MAX, MULT, NOMREG} ) and ( F_{MAX, MULT, NOMREG, PATDET} ) in Table 69, page 48.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( T_{RCKO_O}, ) and ( T_{RCKO_O} ) in Table 71, page 53.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( T_{BUFIOCKO_O} ) and ( F_{MAX} ) in Table 72, page 53.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• ( T_{RCKO_O} ) and ( T_{RCKO_O} ) in Table 73, page 54.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Parameters in Table 74, page 55 including notes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Virtex-5 Device Pin-to-Pin Output Parameter Guidelines:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised values in Table 84, Table 85, and Table 86.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Virtex-5 Device Pin-to-Pin Input Parameter Guidelines:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified description in Table 91, page 69.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised values in Table 91, Table 92, and Table 93.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed duplicate ( T_{BUFIO_MAX_FREQ} ) and ( T_{BUFIO_MAX_FREQ} ) from Table 98.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised values in Table 101, page 85.</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Revision</td>
</tr>
<tr>
<td>------------</td>
<td>---------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 05/18/2007 | 3.1     | • Added typical values for n and r in Table 3.  
• Revised and added values to Table 4.  
• Revised standard I/O levels in Table 7.  
• Additions and updates to Table 26, Table 28, Table 29, Table 30, Table 48, Table 32, Table 33, Table 34, and Table 35.  
• Added Ethernet MAC Switching Characteristics, page 25.  
• Changed the design software version that matches this data sheet above Table 54 on page 30.  
• Added new section: I/O Standard Adjustment Measurement Methodology, page 37.  
• In Switching Characteristics, the following values are revised:  
  • LVTTL, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).  
  • LVCMOS33, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).  
  • LVCMOS25, Slow and Fast, 2 mA and 4 mA, and Fast 12 mA (Table 56).  
  • LVCMOS18, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).  
  • LVCMOS15 and LVCMOS12, Slow and Fast, 2 mA (Table 56).  
  • T\_IDOCK and T\_IDOCKD in Table 60.  
  • Setup/Hold for Control Lines and Data Lines in Table 62.  
  • Add T\_DELAY\_PAT\_JIT and revised T\_DELAY\_RESOLUTION in Table 64, page 44 and added Notes 1 and 2.  
  • Revised T\_CK page 45 and removed T\_CKSR Table 65, page 44.  
  • Replaced T\_TW with T\_MCP symbol in Table 66, page 46.  
  • Revised T\_CECK in Table 67.  
  • Revised T\_RCKO\_FLAGS and T\_RDCK\_DI\_ECC encode only in Table 68.  
  • Revised Hold Times of Data/Control Pins to the Input Register Clock.  
  • Setup/Hold times of (PCIN, CARRYCASCIN, MULTSIGNIN) input to P register CLK. Hold times of some of the CE pins. Hold times of some of the RST pins. Hold times of (A, B) input to (P, CARRYOUT) output using multiplier and (ACIN, BCIN) input to (P, CARRYOUT) output using multiplier, CLK (AREG, BREG) to (P, CARRYOUT) output using multiplier, in Table 69.  
  • Updated and added values to Table 70, page 51.  
  • Revised -1 speed F\_MAX value in Table 72, page 53.  
  • Added Note 4 to T\_LOCKMAX and revised F\_INDUTY, F\_INMAX, and F\_VCOMAX in Table 74, page 55.  
  • Added ± values to Table 79 and Table 80. Changed T\_OUT\_OFFSET in Table 80.  
• In Virtex-5 Device Pin-to-Pin Output Parameter Guidelines:  
  • Revised values in Table 84 through Table 90.  
• In Virtex-5 Device Pin-to-Pin Input Parameter Guidelines:  
  • Revised values in Table 91 through Table 97.  
• In Source-Synchronous Switching Characteristics:  
  • Revised values in Table 98, page 83.  
  • Added package skew values to Table 99, page 84.  
  • Revised values in Table 101, page 85.  

06/15/2007 3.2  
• Updated T\_STG in Table 1.  
• Corrected V\_OH/V\_OL in Table 9 and Table 10, page 8.  
• Changed the design software version that matches this data sheet above Table 54 on page 30.  
• Added Production Silicon and ISE Software Status, page 31.  
• Added T\_IDDELAY\_CLK\_MAX and revised T\_CKSR in Table 64, page 44.  
• In Virtex-5 Device Pin-to-Pin Output Parameter Guidelines: Revised values in Table 85 through Table 90.  
• In Virtex-5 Device Pin-to-Pin Input Parameter Guidelines: Revised values in Table 92 through Table 97.  
• Corrected units to ns in Table 98, page 83.
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>06/26/2007</td>
<td>3.3</td>
<td>• Added conditions to ( DV_{PPIN} ) in Table 28, page 14.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Changed the ( F_{GTXMAX} ) symbol name to ( F_{GTPMAX} ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated GTP maximum line rates to 3.75 Gb/s in Table 30, page 16.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated maximum frequencies in Table 33, page 17.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added 3.75 Gb/s condition and changed maximum value of ( F_{GTX} ) in Table 34, page 17.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added 3.75 Gb/s sinusoidal jitter specification and changed maximum value of ( F_{GRX} ) in Table 35, page 18.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Changed analog input common mode ranges in Table 51, page 26.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Changed ( T_{PKGSKEW} ) values in Table 99, page 84.</td>
</tr>
<tr>
<td>07/26/2007</td>
<td>3.4</td>
<td>• Added maximum value of ( I_{REF} ) to Table 3, page 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised Table 54 and changed the design software version in Table 55 for production devices.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Table 64, page 44, added High Performance Mode to Note 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Table 70, page 51, revised description of ( T_{SMDCCK}/T_{SMCKD} ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added Note 4 to ( T_{DUTYCYCRANGE_{200,400}} ) frequency range in Table 78, page 59.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Virtex-5 Device Pin-to-Pin Input Parameter Guidelines: Revised note 1 in Table 91 through Table 96.</td>
</tr>
<tr>
<td>09/27/2007</td>
<td>3.5</td>
<td>• Added ( I_{BATT} ) value and Note 2 to Table 3.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added DRP Clock Frequency and Note 4 to Table 51. Revised the typical and maximum values and units for gain error and bipolar gain error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed unsupported XC5VSX95T -3 speed grade from Table 54 and Table 55.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed unsupported I/O standards (LVDS_33, LVDSEXT_33, and ULVDS_25) from Table 51. Also updated LVDSEXT, 2.5V in Table 59.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added values to Dynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK in Table 70.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Virtex-5 Device Pin-to-Pin Input Parameter Guidelines: Revised note 1 in Table 91 through Table 97.</td>
</tr>
<tr>
<td>11/05/2007</td>
<td>3.6</td>
<td>• Removed note 1 from Table 52, page 28. ( F_{MAX} ) of clock is not an applicable limitation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised DDR2 memory interface performance in Table 53, page 29.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised Table 55 to add ISE 9.2i SP3 where applicable.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed unsupported XC5VSX95T -3 speed grade support from applicable tables.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed unsupported I/O standard (LVPECL_33) from Table 58 and added LVPECL_25.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added ( T_{SMCO} ) and ( T_{SMCKBY} ) to Table 70, page 51.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised note 3 in Table 76, page 57 and Table 77, page 58.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified notes in Table 87 to Table 90, and Table 94 to Table 97.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised note 1 in Table 99.</td>
</tr>
<tr>
<td>12/11/2007</td>
<td>3.7</td>
<td>• Added new devices (XC5VLX20T, XC5VLX155, and XC5VLX155T) throughout document.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed -3 speed grade from XC5VSX95T device lists.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added Table 31, page 16.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised Virtex-5 Device Pin-to-Pin Output Parameter Guidelines in Table 87 through Table 90, and Virtex-5 Device Pin-to-Pin Input Parameter Guidelines in Table 90 and Table 92 through Table 97. Also revised Note 1 on Table 92 through Table 97.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised Note 1 on Table 99.</td>
</tr>
<tr>
<td>02/05/2008</td>
<td>3.8</td>
<td>• Updated date on version 3.7. Other minor typographical edits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated the sentence: Xilinx does not specify the current or I/O behavior for other power-on sequences, on page 6.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added values and notes to Table 27, page 14. Removed ( I_{CCINTQ} ) since it is included in Table 4, page 3. Combined ( I_{VTRXQ} ) into ( I_{VTRXQ} ) values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised ( T_{LKSKEW} ) values in Table 34, page 17.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised ( R_{PMTOL} ) values and note 1 in Table 35, page 18.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised -2 performance value for SPI-4.2 in Table 53, page 29.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added ( T_{ODDO_T \text{-} T_{ODDO}<em>{\text{IDATIN}} \text{-} T</em>{ODDO}_{\text{ODATIN}}} ) and Note 3 to Table 64, page 44.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Split out the ( F_{MAX} ) rows in Table 71 and the ( F_{OUTMAX} ) rows in Table 74, revised -2 value for smallest devices in both tables.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added Table 75: PLL in PMCD Mode Switching Characteristics, page 56.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated Table 4 and Table 84 to Table 98 to match speed grade designations listed in Table 54.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised Note 1 on Table 96 and Table 97.</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Revision</td>
</tr>
<tr>
<td>------------</td>
<td>---------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>03/31/2008</td>
<td>4.0</td>
<td>• Added XC5VFX30T, XC5VFX70T, XC5VFX100T, XC5VFX130T, XC5VFX200T devices to appropriate tables.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added GTX_DUAL Tile Specifications and PowerPC 440 Switching Characteristics sections.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected MGTAVCC in Table 24, page 13.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated MGTR_{REF} in Table 26, page 13.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Changed the symbol names to (\text{F}<em>{\text{GTPTX}}) in Table 34 and (\text{F}</em>{\text{GTPRX}}) in Table 35.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Moved the CRC Block Switching Characteristics to Table 48, page 25.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added notes to Table 53.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised speed specification version to 1.59.</td>
</tr>
<tr>
<td>04/25/2008</td>
<td>4.1</td>
<td>• Added XC5VSX240T to appropriate tables.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified maximum frequency descriptions in Table 68, page 47.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added Maximum Readback Frequency ((\text{F}_{\text{RBCCK}})) to SelectMAP Mode Programming Switching in Table 70.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised speed specification version to 1.60.</td>
</tr>
<tr>
<td>05/09/2008</td>
<td>4.2</td>
<td>• Revised Ethernet MAC Switching Characteristics and added Endpoint Block for PCI Express Designs Switching Characteristics.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised some (V_{\text{MEAS}}) values and added note 6 to Table 58, page 37. Added Figure 12, page 38 to Output Delay Measurements.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised some (V_{\text{MEAS}}) and (R_{\text{REF}}) values and added note 4 to Table 59, page 38.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Reversed the order of the setup/hold values for (T_{\text{PLLCK}<em>R}/T</em>{\text{PLLCK}_L}) in Table 75, page 56.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added Package Skew values to Table 99, page 84.</td>
</tr>
<tr>
<td>05/15/2008</td>
<td>4.3</td>
<td>• Revised Table 12, page 9.</td>
</tr>
<tr>
<td>06/08/2008</td>
<td>4.4</td>
<td>• Added values to some devices in Table 4.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Increased the maximum (V_{\text{IN}}) in Table 28, page 14.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revised (V_{\text{IDIFF}}) and (V_{\text{ISE}}) in Table 29, Figure 3, and Figure 4, page 15. Same change for GTX transceivers in</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Table 41, Figure 8, and Figure 9, page 21.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added values to Table 43.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated Table 54 and Table 55 with production status on some devices.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Table 71, revised (T_{\text{BCCK}<em>0}/T</em>{\text{BGCK}<em>0}). In Table 73, revised (T</em>{\text{BRCKO}<em>0}/T</em>{\text{BRCKO}_0\text{BYR}})</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Revisited XC5VLX20T, XC5VLX155, XC5VLX155T, XC5VFX30T, XC5VFX70T, XC5VFX100T, XC5VFX130T, and some XC5VSX240T values in Table 84</td>
</tr>
<tr>
<td></td>
<td></td>
<td>through Table 98.</td>
</tr>
<tr>
<td>06/18/2008</td>
<td>4.5</td>
<td>• Added values to Table 5.</td>
</tr>
<tr>
<td>06/28/2008</td>
<td>4.6</td>
<td>• Added values to Table 5.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Moved XC5VLX20T to production in Table 54 and Table 55.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated the (F_{\text{OUTMAX}}) in Table 74.</td>
</tr>
<tr>
<td>09/23/2008</td>
<td>4.7</td>
<td>• Added XC5VTX150T and XC5VTX240T devices to appropriate tables.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added values to Table 4 and Table 5.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated data in Table 38, Table 39, Table 40, Table 41, Table 42, Table 44, Table 46, and Table 47.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Moved XC5VLX20T to production in Table 54 and Table 55.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added note 8 to Table 68, page 47.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added note 1 to Table 74, page 55.</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Revision</td>
</tr>
<tr>
<td>--------------</td>
<td>---------</td>
<td>----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 12/02/2008   | 4.8     | • Added $I_{IN}$ row to Absolute Maximum Ratings in Table 1, page 1.  
• In Table 32, page 16, changed duty cycle values for $T_{DCREF}$ and added note 2.  
• Changed Conditions for $T_{PHASE}$ in Table 32, page 16 and Table 44, page 22.  
• In Table 35, page 18, updated $R_{XPPMTOL}$ values, updated note 1, and added note 2.  
• In Table 45, page 23, updated parameters with separate FXT and TXT values.  
• In Table 46, page 23, corrected units of $T_{LLSKEW}$.  
• In Table 54, page 30, updated SX240T, FXT, and TXT speed grade designations.  
• In Table 55, page 31, updated SX240T and FXT rows.  
• In Table 58, page 37, added LVCMS, 1.2V row.  
• In Table 59, page 38, corrected $V_{MEAS}$ value for LVCMS, 1.2V row.  
• In Table 80, page 60, updated note 3 with sentence about global clock tree. |
| 12/19/2008   | 4.9     | • Updated Table 5, page 6 with power-on current values for XC5VSX240T, XC5VX150T, XC5VX240T, XC5VFX100T, and XC5VFX200T devices.                                                                                                                                                                                                                      |
| 01/14/2009   | 4.10    | • In Table 1, page 1, changed note 2 to refer to UG112 for soldering guidelines.  
• In Table 54, page 30, moved speed grades for the XC5VX150T and XC5VX240T devices to Production.  
• In Table 55, page 31, added the ISE software version for the XC5VX150T and XC5VX240T devices.  
• In Table 80, page 60, moved the reference to the duty cycle distortion note to apply to both $T_{DUTY_CYC_DLL}$ and $T_{DUTY_CYC_FX}$.                                                                                                                |
| 02/06/2009   | 5.0     | • Changed document classification from Advance Product Specification to Product Specification.  
• In Table 1, page 1, changed $V_{IN}$ and added note 5.  
• In Table 5, page 6, removed the Max columns and added note 2 about calculating the maximum startup current.  
• In Table 74, page 55, removed LX20T from second row of $F_{OUTMAX}$.                                                                                                                                               |
| 04/01/2009   | 5.1     | • In Table 65, page 44, changed “A – D input” to “AX – DX input” for the $T_{DICK/T_{CKDI}}$ parameter.  
• In Table 74, page 55, prepended “±” to all speed grade values for the $T_{OUTDUTY}$ parameter.                                                                                                                      |
| 06/25/2009   | 5.2     | • In Table 2, page 2, added note 6.  
• In Table 11, page 9, changed $V_{CCAUX}$ to $V_{CCQ}$ in note 1.                                                                                                                                                                                                                   |
| 05/05/2010   | 5.3     | • Removed $DV_{PPIN}$ from the examples in Figure 2 and Figure 7.  
• In Table 31, changed “GTPDRPCLK” to “GTP DCLK (DRP clock)” in the Description column.  
• In Table 35, added table note 2 about $R_{XPPMTOL}$.  
• In Table 41, changed the maximum value of $V_{ISE}$ to 1000 mV.  
• In Table 42, changed the minimum PLL frequency ($F_{GPLLMIN}$) to 1.48 GHz for all three speed grades.  
• In Table 43, changed “GTXDRPCLK” to “GTX DCLK (DRP clock)” in the Description column.  
• In Table 45, removed “2 byte or 4 byte interface” from the Conditions column for $T_{RX}$ and $T_{TX}$.  
• In Table 47, added table note 2 about $R_{XPPMTOL}$.  
• In Table 51, changed the maximum value of $A_{IDD}$ to 13 mA.  
• In Table 74, updated description of $T_{FBDELAY}$.                                                                                                                                                            |
| 12/04/2014   | 5.4     | • Revised $V_{CMOUT}$ in Table 40.  
• Updated Notice of Disclaimer.                                                                                                                                                                                                                                                          |
Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.