ISE - 11 Release Notes/Known Issues

Subscribe to Alerts | for notification of new or changed documents related to your product of interest.

Open a Case | If you have a question about Xilinx documentation, please submit a case to Technical Support.

Download Documentation Navigator | To intuitively find, filter and download documents.

ISE - 11 Release Notes/Known Issues

Date	Name

03/16/2010	ISE Design Suite 11: Installation, Licensing, and Release Notes(PDF, ver 11.5, 2.1 MB ) Installation, licensing, and release information for ISE® Design Suite 11 Was this document helpful? Yes \| No
04/12/2010	Spartan-6 - ISE Software 11 Update Known Issues related to Spartan-6 FPGA This Answer Record describes the Known Issues for the Spartan-6 FPGA generation used with the ISE Design Suite 11. Was this document helpful? Yes \| No
08/12/2010	ISE Design Suite 12.1 - Known Issues The ISE Design Suite 12.1 Release Notes and Licensing Guide found on xilinx.com contains installation instructions, system requirements, and other general information. This Known Issues Answer Record is a supplement to the release notes documentation and contains links to information on known issues in the design tools that might be resolved in future versions. NOTE: For IP Known Issues, see the IP Release Notes Guide: http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf Was this document helpful? Yes \| No
07/08/2011	XCN11026 - Virtex-6 BRAM/FIFO Timing Issue (Quality Alert)(PDF, ver 1.1, 29 KB ) The ISE® 11.x, 12.x and 13.1 TRCE/Timing Analyzer tools do not correctly analyze certain control signals and address lines of the Virtex®-6 36Kb BRAM (RAMB36E1), 18Kb BRAM (RAMB18E1), and 18Kb FIFO (FIFO18E1) when used in SDP, TDP, or ECC modes, potentially resulting in unreported setup and hold time violations. The unreported violations can result in read and write errors in silicon and are not reported in the unconstrained path report section of the timing report. Was this document helpful? Yes \| No
06/29/2010	Virtex-6 - 11.x Software Known Issues related to the Virtex-6 FPGA Are there any Virtex-6 FPGA related known issues with the 11.2, 11.3, 11.4, or 11.5 ISE Design Suite software release? * Please note the Virtex-6 FPGA Production designs must use 12.1 or later ISE software. See (Xilinx Answer 35493) for Virtex-6 FPGA related software known issues for 12.x ISE Design Suite. Was this document helpful? Yes \| No
11/06/2009	Licensing, Download & Installation FAQs (, ver , 0 KB) Licensing, Download & Installation FAQs Was this document helpful? Yes \| No
06/24/2009	ISE Design Suite 11 Known Issues(, ver , 0 KB) This Answer Record is a supplement to the Release Notes and Installation Guide and contains links to Answer Records that contain information on known issues in the ISE® Design Suite. Was this document helpful? Yes \| No
06/24/2009	ISE Design Suite 11 Standalone Programming Tools (iMPACT) Update 2 (11.2) README(, ver , 0 KB) This Known Issues Answer Record is a supplement to the 11.2 Release Notes and contains links to information on known issues in the iMPACT configuration tool that might be resolved in future versions. Was this document helpful? Yes \| No
05/04/2009	XCN09015 - ISE Design Suite and LogiCORE IP Product Discontinuation Notice(PDF, ver 2.0, 249 KB ) To inform you of changes in relation to part numbers used to order Xilinx® ISE® Design Suite software and fee-based LogiCORE™ IP cores. Was this document helpful? Yes \| No
07/31/2009	XCN09018 - Product Discontinuation Notice AccelDSP Synthesis Tool(PDF, ver 1.0.1, 50 KB ) To communicate that Xilinx will not be enhancing the AccelDSP™ synthesis tool and starting with ISE® Design Suite 12.1 will be discontinuing the AccelDSP synthesis tool as part of the DSP Edition and System Edition of ISE Design Suite Was this document helpful? Yes \| No

top