



The Device Errata and Operational Guidelines contained herein apply to all Virtex-II Pro X Engineering Sample devices (in all package types), and for the -7 speed grade only. A separate errata list for -6 and -5 speed grade devices (DS083-E01) is also available.

Obtaining the Most Recent Version of This Document

If this document is printed or saved locally in electronic form, please check for the most recent release, available to registered users via the Xilinx mysupport.xilinx.com web site. If you have additional questions after reviewing this document, please contact your local Xilinx field application engineer (FAE) or sales representative. See: www.xilinx.com/support/services/contact_info.htm.

Devices Affected by These Errata

These errata apply only to the following part numbers:



Device Types	XC2VPX20 -7
Packages	All
Date Codes or Other Differentiating Characteristics	Engineering sample devices

Operational Details

The errata described below represent deviations from DS083 data sheet specifications, and may or may not have an impact on device operation in any given design.

Details about any proposed workaround are included.

Errata	Device Specification	Deviation and Workaround(s)	Impact
1	Maximum Speed	-7 speed grade Engineering Sample devices are tested to a maximum transceiver speed of 10.0 Gb/s, vs. a maximum data sheet specification of 10.3125 Gb/s.	N/A
2	AVCCAUXRX	AVCCAUXRX must be set to 1.8V \pm 3%.	N/A
3	VCCINT	VCCINT must be set to 1.65V \pm 3%.	The reliability impact of the higher VCCINT, i.e. from 1.5V \pm 5% to 1.65V \pm 3%, has not been completely evaluated. Based on data from the limited usage of engineering samples, no observable degradation has been found.
4	BREFCLK	BREFCLK must be < 400 MHz.	N/A
5	Channel Bonding Feature	<p>Channel bonding match detection logic is always active; it cannot be disabled.</p> <p>Workaround:</p> <p>If the Channel Bonding feature is NOT desired, the match sequence should be set to an illegal sequence, one which will not occur in the actual data stream.</p> <p>For example, in a system with a maximum run length less than 80, the following settings will suffice as an illegal sequence that will not be reproduced in the data stream:</p> <pre> CHAN_BOND_SEQ_1_1 = 11'b011111111111 CHAN_BOND_SEQ_1_2 = 11'b011111111111 CHAN_BOND_SEQ_1_3 = 11'b011111111111 CHAN_BOND_SEQ_1_4 = 11'b011111111111 CHAN_BOND_SEQ_2_1 = 11'b011111111111 CHAN_BOND_SEQ_2_2 = 11'b011111111111 CHAN_BOND_SEQ_2_3 = 11'b011111111111 CHAN_BOND_SEQ_2_4 = 11'b011111111111 CHAN_BOND_SEQ_1_MASK = 4'b0000 CHAN_BOND_SEQ_2_MASK = 4'b0000 CHAN_BOND_SEQ_2_USE = FALSE CHAN_BOND_SEQ_LEN = 8 </pre> <p>If Channel Bonding feature is desired, use as specified in the datasheet.</p>	Work-around must be used.

Errata	Device Specification	Deviation and Workaround(s)	Impact
6	Clock Correction Mode	<p>Packet data can become corrupted when the idle data received between packets contains more than one idle symbol.</p> <p>Workaround #1:</p> <p>The Clock Correction symbols must be separated by at least 12 bytes. To ensure this, a special clock correction symbol can be used within the normal idle pattern to avoid the issue. This is possible if a proprietary protocol is being used or if the user has the capability to insert non-idle characters in the data.</p> <p>Further, if Clock Correction is used in conjunction with Channel Bonding, the Clock Correction character must be separated from the channel bonding sequence by at least 32 bytes.</p> <p>Normal Packet Operation: <code><packet><idle><packet><idle><packet></code></p> <p>Workaround: <code><packet><CC symbol><idle><packet></code></p> <p>The Clock Correction symbol can occur anywhere within the idle sequence including adjacent to the start or end of packet.</p> <p>Standard Mode where Idle is also clock correction character</p>  <p>Workaround where CC = Clock correction character</p>  <p>Work Around #2:</p> <p>Turn off Virtex-II Pro X Clock Correction and implement the function in the fabric using a Xilinx-supplied module.</p>	Work-around must be used.

Errata	Device Specification	Deviation and Workaround(s)			Impact
7	Available MGT Mode and corresponding PMA Modes (verified in silicon) (for an explanation of MGT Modes and PMA Modes, please see the <i>RocketIO X Transceiver User Guide</i> , UG035)	MGT Mode	PMA Mode to Use	Available	N/A
		OC48 /4-2-1 [4byte-2byte-1byte]	30_16, 30_32	Yes	
		OC192 /8-4	13_40, 13_80 (see solution record 19020)	Yes	
		XAUI /4-2-1	25_20, 25_40	Yes	
		INFINIBAND /4-2-1	28_20, 28_40	Yes	
		PCI-EXPRESS /4-2-1	28_20, 28_40	Yes	
		10GE /8-4*	13_40*	Yes*	
		AURORA 64B/66B /8	N/A	No	
		AURORA /4-2-1	25_20, 25_40, 28_20, 28_40, 30_16, 30_32	Yes	
		CUSTOM	20_40, 20_80, 25_20, 25_40, 28_20, 28_40, 30_16, 30_32, 13_40, 13_80	Yes	
* These devices have been tested for 10.0 Gb/s operation. For 10GE support, use mode 13_40, but with a BREFCLK frequency that supports 10.3125 Gb/s. For 64B/66B operation at 10.3125 Gb/s, see XAPP563, "Virtex-II Pro X 10GE Fabric Based PCS".					
8	Default Register Setting	Upon initialization, a default value of 0x24 must be written to Register 0x0B of the PMA Attribute Bus.			N/A
9	Clocking Requirement	<i>TX Fabric interface hold time issue:</i> - Requires Fabric clock and TXUSRCLK2 to be complementary. <i>RX Internal hold time issue:</i> - Requires that the rising edges of RXUSRCLK and RXUSRCLK2 are not aligned. This implies that when RXUSRCLK and RXUSRCLK2 have identical frequencies, they need to be complementary; and when they do not have identical frequencies, their falling edges should be aligned.			N/A

Errata	Device Specification	Deviation and Workaround(s)	Impact
10	TXOUTCLK de-activated on PMAINIT and Power down	<p>When PMAINIT or POWERDOWN is activated, TXOUTCLK is deactivated. In clocking schemes where TXOUTCLK is used to generate TXUSRCLK/TXUSRCLK2, this will result in deactivating them. Also, once powered down, the MGT does not come out of the powerdown state.</p> <p>Workaround(s):</p> <p>(1) Power down the MGT by writing PMA_ATTRIBUTE register 0x0F to 0x00. Release from powerdown by writing register 0x0F to 0x0F.</p> <p>OR</p> <p>(2) Use alternative clocking scheme if PMAINIT or POWERDOWN signals are used.</p>	N/A
11	Loss of Lock	<p>If the receiver has any frequency offset between the reference clock and the RXRECCLK, the PMARXLOCK may get deactivated causing errors in the receiver operation.</p> <p>Workaround(s):</p> <p>(1) Use PMARXLOCKSEL to force receiver either to LOCK-to-DATA or LOCK-to-REFERENCE.</p>	Work-around must be used in asynchronous applications.
12	Receiver PLL	<p>The receiver PLL may enter an error state where re-initialization of the MGT is needed to re-establish normal operation. This failure can be caused by loss of data at the input. When the receiver PLL locks up to this error state, RXRECCLK is deactivated, and the receiver is unable to pass any data.</p> <p>Workaround(s):</p> <p>(1) If the lock-up is detected, it is possible to recover by setting PMARXLOCKSEL = 2'b11 for a short period of time (10 ms), and then releasing back to normal operation. This way reinitialization of the PMA is not needed.</p>	N/A
13	Termination Impedance	<p>Differential Termination Impedance for Rx = $115\Omega \pm 10\%$</p> <p>Differential Termination Impedance for Tx = $134\Omega \pm 10\%$</p> <p>Note: Optimal operation is achieved by designing the boards to 100Ω differential characteristic impedance.</p>	N/A

Additional Questions or Clarifications

If additional questions arise or clarifications are needed regarding these errata, please contact your local Xilinx field application engineer (FAE) or sales representative. For the phone number in your area, see www.xilinx.com/support/services/contact_info.htm. Any feedback with regard to these errata can be emailed to qa_com@xilinx.com.