

Introduction

This document provides the design specification for the MicroBlaze™ Debug Module (MDM) which enables JTAG-based debugging of one or more MicroBlaze processors.

Features

- Support for JTAG-based software debug tools
- Support for debugging up to eight MicroBlaze processors (version 7 and higher)
- Support for synchronized control of multiple MicroBlaze processors
- Support for a JTAG based UART with a configurable OPB or PLBv46 interface
- Based on Boundary Scan (BSCAN) logic in Xilinx® FPGAs
- Supports connection to the Chipscope™ ICON core through BSCAN signals
- Support for one master FSL port
- Support for the Xilinx MicroBlaze Trace Core (XMTC)

LogiCORE™ Facts				
Core Specifics				
Supported Device Family	Spartan®-3, Spartan-3E, Spartan-6, Spartan-3A/3A DSP, Automotive Spartan-3/-3A/3A DSP/ 3E, Virtex®-4, Virtex-4Q, Virtex-4QV, Virtex-5, Virtex-5 FX, Virtex-6			
Resources Used	I/O	LUTs	FFs	Block RAMs
	N/A	4	N/A	N/A
Provided with Core				
Documentation	Product Specification			
Design File Formats	VHDL			
Constraints File	N/A			
Verification	N/A			
Instantiation Template	N/A			
Design Tool Requirements				
Xilinx Implementation Tools	ISE® 11.1 or later			
Verification	N/A			
Simulation	ModelSim PE/SE 6.4b or later			
Synthesis	XST			
Support				
Provided by Xilinx, Inc.				


Overview

The MicroBlaze Debug Module (MDM):

- Enables JTAG-based debugging of one or more MicroBlaze processors. It also provides JTAG-based communication to the Xilinx MicroBlaze Trace Core.
- Includes a master FSL interface.
- Instantiates one BSCAN primitive. In the Virtex[®]-4 and Virtex-5 architectures which contain more than one BSCAN primitive, MDM uses the USER2 BSCAN by default.
- Includes a UART with a configurable slave bus interface which can be configured for either a PLBv46 bus or an OPB bus.

The UART TX and RX signals are transmitted over the FPGA JTAG port to and from the Xilinx Micro-processor Debug (XMD) tool. When the data width is 8, the UART behaves in a manner similar to the OPB_UARTLITE or the OPB_JTAGUART cores.

The block diagram of the module is shown in the following figure:.



DS641_01_060807

Figure 1: Microprocessor Debug Module (MDM) Block Diagram

MDM I/O Signals

The I/O signals for the MicroBlaze Debug Module (MDM) are listed and described in [Table 1](#).

Table 1: MDM I/O Signals

Signal Name	Interface	I/O	Initial State	Description
System Signals				
Interrupt		O	0	Interrupt from UART
Debug_SYS_Rst		O	0	Debug system reset
Ext_BRK		O	0	External break
Ext_NM_BRK		O	0	External non-maskable break
PLB Interface Signals				
SPLB_Clk	SPLB	I	-	PLB clock
SPLB_Rst	SPLB	I	-	PLB reset
PLB_ABus[0:31]	SPLB	I	-	PLB address bus
PLB_UABus[0:31]	SPLB	I	-	PLB upper address bus
PLB_PAValiid	SPLB	I	-	PLB primary address valid
PLB_SAValiid	SPLB	I	-	PLB secondary address valid
PLB_rdPrim	SPLB	I	-	PLB secondary to primary read request indicator
PLB_wrPrim	SPLB	I	-	PLB secondary to primary write request indicator
PLB_MasterID[0:C_SPLB_MID_WIDTH-1]	SPLB	I	-	PLB current master identifier
PLB_busLock	SPLB	I	-	PLB bus lock
PLB_abort	SPLB	I	-	PLB abort
PLB_RNW	SPLB	I	-	PLB read not write
PLB_BE[0:C_SPLB_DWIDTH/8 - 1]	SPLB	I	-	PLB byte enables
PLB_MSize[0:1]	SPLB	I	-	PLB data bus width indicator
PLB_size[0:3]	SPLB	I	-	PLB size of requested transfer
PLB_type[0"2]	SPLB	I	-	PLB transfer type
PLB_lockErr	SPLB	I	-	PLB lock error
PLB_wrDBus[0:C_SPLB_DWIDTH-1]	SPLB	I	-	PLB write data bus
PLB_wrBurst	SPLB	I	-	PLB burst write transfer
PLB_rdBurst	SPLB	I	-	PLB burst read transfer
PLB_wrPendReq	SPLB	I	-	PLB pending bus write request
PLB_rdPendReq	SPLB	I	-	PLB pending bus read request
PLB_wrPendPri[0:1]	SPLB	I	-	PLB pending write request priority
PLB_rdPendPri[0:1]	SPLB	I	-	PLB pending read request priority
PLB_reqPri[0:1]	SPLB	I	-	PLB current request priority
PLB_TAttribute[0:15]	SPLB	I	-	PLB transfer attribute
SI_addrAck	SPLB	O	-	Slave address acknowledge
SI_SSize[0:1]	SPLB	O	-	Slave data bus size

Table 1: MDM I/O Signals (Cont'd)

Signal Name	Interface	I/O	Initial State	Description
SI_wait	SPLB	O	-	Slave wait
SI_rearbitrate	SPLB	O	-	Slave bus rearbitrate
SI_wrDAck	SPLB	O	-	Slave write data acknowledge
SI_wrComp	SPLB	O	-	Slave write transfer complete
SI_wrBTerm	SPLB	O	-	Slave terminate write burst transfer
SI_rdDBus[0:C_SPLB_DWIDTH -1]	SPLB	O	-	Slave read data bus
SI_rdWdAddr[0:3]	SPLB	O	-	Slave read word address
SI_rdAck	SPLB	O	-	Slave read data acknowledge
SI_rdComp	SPLB	O	-	Slave read transfer complete
SI_rdBTerm	SPLB	O	-	Slave terminate read burst transfer
SI_MBusy [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Slave busy
SI_MWrErr [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Slave write error
SI_MrdErr [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Slave read error
SI_MIRQ [0:C_SPLB_NUM_MASTERS-1]	SPLB	O	-	Master interrupt request
OPB Interface Signals				
OPB_Clk	OPB	I	-	OPB clock
OPB_Rst	OPB	I	-	OPB reset
OPB_ABus[0:31]	OPB	I	-	OPB address bus
OPB_BE[4]	OPB	I	-	OPB Byte Enable
OPB_RNW	OPB	I	-	OPB Read Not Write
OPB_select	OPB	I	-	OPB Select
OPB_seqAddr	OPB	I	-	OPB Sequential Address
OPB_DBus[0:31]	OPB	I	-	OPB Data Bus
MDM_DBus	OPB	O	0	MDM slave Data Bus
MDM_errAck	OPB	O	0	MDM slave Error Ack
MDM_retry	OPB	O	0	MDM slave Retry
MDM_toutSup	OPB	O	0	MDM slave Timeout Suppress
MDM_xferAck	OPB	O	0	MDM slave Transfer Acknowledge
MicroBlaze Debug Interface Signals				
Dbg_Clk_n	MBDEBUG_n	O	0	MicroBlaze Debug Clock
Dbg_TDI_n	MBDEBUG_n	O	0	MicroBlaze Debug TDI
Dbg_TDO_n	MBDEBUG_n	I	-	MicroBlaze Debug TDO
Dbg_Reg_En_n	MBDEBUG_n	O	0	MicroBlaze Debug Register Enable

Table 1: MDM I/O Signals (Cont'd)

Signal Name	Interface	I/O	Initial State	Description
Dbg_Capture_n	MBDEBUG_n	O	0	MicroBlaze Debug Capture
Dbg_Shift_n	MBDEBUG_n	O	0	MicroBlaze Debug Shift
Dbg_Update_n	MBDEBUG_n	O	0	MicroBlaze Debug Update
Dbg_Rst_n	MBDEBUG_n	O	0	MicroBlaze Debug Reset
FSL Interface Signals				
FSL0_M_Clk	FSL	O	0	Master FSL port clock
FSL0_M_Write	FSL	O	0	Master FSL port write signal
FSL0_M_Data[0:31]	FSL	O	0	Master FSL port data signals
FSL0_M_Control	FSL	O	0	Master FSL port control signal
FSL0_M_Full	FSL	I	-	Master FSL port full signal
FSL0_S_Clk	FSL	O	0	Read FSL port clock (not used)
FSL0_S_Read	FSL	O	0	Read FSL port write signal (not used)
FSL0_S_Data[0:31]	FSL	I	-	Read FSL port data signals (not used)
FSL0_S_Control	FSL	I	-	Read FSL port control signal (not used)
FSL0_S_Exists	FSL	I	-	Read FSL port full signal (not used)
MicroBlaze Trace Core Interface Signals				
Ext_JTAG_DRCK	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_RESET	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_SEL	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_CAPTURE	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_SHIFT	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_UPDATE	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_TDI	XMTC	O	0	Connection to MicroBlaze Trace Core
Ext_JTAG_TDO	XMTC	I	-	Connection to MicroBlaze Trace Core
Chipscope ICON Interface Signals				
bscan_tdi	ICON	O	0	Connection to Chipscope ICON core
bscan_reset	ICON	O	0	Connection to Chipscope ICON core
bscan_shift	ICON	O	0	Connection to Chipscope ICON core
bscan_update	ICON	O	0	Connection to Chipscope ICON core
bscan_capture	ICON	O	0	Connection to Chipscope ICON core
bscan_sel1	ICON	O	0	Connection to Chipscope ICON core
bscan_drck1	ICON	O	0	Connection to Chipscope ICON core
bscan_tdo1	ICON	I	-	Connection to Chipscope ICON core

MDM Design Parameters

Table 2 lists and describes the features that can be parameterized in MDM.

Table 2: MDM Design Parameters

Feature / Description	Parameter Name	Allowable Values	Default Value	VHDL Type
System Parameters				
Target FPGA family	C_FAMILY	spartan3, aspartan3, spartan3e, aspartan3e, spartan3a, aspartan3a, spartan3adsp, aspartan3adsp, spartan6, virtex4, qvirtex4, qvirtex4, virtex5, v5fx, virtex6	virtex5	string
Debug Parameters				
Number of MicroBlaze debug ports	C_MB_DBG_PORTS	0-8	1	integer
Position in the FPGA JTAG chain	C_JTAG_CHAIN	1 = USER1 2 = USER2 3 = USER3 4 = USER4	2	integer
UART Parameters				
Enables the UART interface	C_USE_UART	0,1	1	integer
Selects the bus interface for the UART	C_INTERCONNECT	0 = OPB 1 = PLBv46	1	integer
Data width of the UART FIFOs	C_UART_WIDTH	8,16,32	8	integer
UART Base Address	C_BASEADDR	Valid Address ⁽¹⁾	None ⁽¹⁾	std_logic_vector
UART High Address	C_HIGHADDR	Valid Address ⁽¹⁾	None ⁽¹⁾	std_logic_vector
PLB Parameters				
PLB address width	C_SPLB_AWIDTH	32	32	integer
PLB data width	C_SPLB_DWIDTH	32	32	integer
Selects point-to-point or shared PLB topology	C_SPLB_P2P	0 = Shared Bus Topology 1 = Point-to-Point Bus Topology	0	integer
PLB MAster ID Bus Width	C_SPLB_MID_WIDTH	\log_2 (C_SPLB_NUM_MASTERS) with a minimum value of 1	1	integer
Number of PLB Masters	C_SPLB_NUM_MASTERS	1-16	1	integer
Width of the Slave Data Bus	C_SPLB_NATIVE_WIDTH	32	32	integer
Selects the transactions as being single beat or burst	C_SPLB_SUPPORT_BURSTS	0 = Supports only single beat transactions	0	integer

Table 2: MDM Design Parameters

Feature / Description	Parameter Name	Allowable Values	Default Value	VHDL Type
OPB Parameters				
OPB data width	C_OPB_DWIDTH	32	32	integer
OPB address width	C_OPB_AWIDTH	32	32	integer
FSL Parameters				
Number of write FSL ports	C_WRITE_FSL_PORTS	0,1	0	integer

- The range specified by C_BASESADDR and C_HIGHADDR must be sized and aligned to some power of 2, 2ⁿ. Then, the least n significant bits of C_BASEADDR are zero. This range needs to encompass the addresses needed by the MDM UART registers.

Allowable Parameter Combinations

There are no restrictions on parameter combinations for this core.

Parameter-Port Dependencies

The core has no parameter-port dependencies.

MDM Registers

The MDM registers are listed and described in [Table 3](#).

Table 3: MDM Registers

Register Name	Size (bits)	Address Offset	Initial State	Description
Rx_FIFO	C_UART_WIDTH	0	0	JTAG UART receive data
Tx_FIFO	C_UART_WIDTH	4	0	JTAG UART transmit data
Status_reg	8	8	0x04	Read only bit 7 rx_Data_Present bit 6 rx_Buffer_Full bit 5 tx_Buffer_Empty bit 4 tx_Buffer_Full bit 3 enable_interrupts
Ctrl_reg	8	C	0x03	Write only bit 3 enable_interrupts bit 5 Clear Ext BRK signal bit 6 Reset_RX_FIFO bit 7 Reset_TX_FIFO

MDM Interrupts

If the interrupt enable register bit in the control register is set, the UART raises the interrupt signal in the cycle when the TX FIFO goes empty, or in every cycle where the RX FIFO has data available.

Design Implementation

Target Technology

The intended target technology is an FPGA in one of the following families: Spartan-3, Spartan-3E, Spartan-3A, Spartan-3A DSP, Automotive Spartan-3/3A/3E/3A DSP, Spartan-6, Virtex-4, Virtex-4QV, Virtex-4Q, Virtex-5, Virtex-5FX, Virtex-6.

Device Utilization and Performance Benchmarks

Not available.

Specification Exceptions

When programming a SystemAce device, the MDM clock must be at least twice as fast as the SystemAce controller clock for the ELF file to load correctly.

Reference Documents

The MDM core is intended to be used with the EDK XMD tool. For more information on how to debug using MDM and XMD, see the [Embedded System Tools Reference Manual](#).

Revision History

Date	Version	Revision
6/18/2007	1.0	Initial Xilinx release.
11/21/2007	1.1	Updated table titles.
4/28/2008	1.2	Added Automotive Spartan [®] -3E, Automotive Spartan-3A, Automotive Spartan-3 and Automotive Spartan-3A DSP; added Spartan-3A DSP.
6/25/2008	1.3	Added QPro Virtex4 Hi-Rel and QPro Virtex4 Rad Tolerant.
8/27/2008	1.4	Remove Virtex-II Pro.
12/15/08	1.5	In LogiCORE IP Facts Table, replaced device family listing and tool name(s) with link to PDF file; added link to special disclaimer on first page.
4/24/09	1.6	Replaced references to supported device families and tool name(s) with hyperlink to PDF file. Removed references to fast download.
6/24/09	1.7	Updated for EDK_L 11.2; created version 1.00f.

Notice of Disclaimer

Xilinx is providing this design, code, or information (collectively, the “Information”) to you “AS-IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.