# Table of Contents

## IP Facts

## Chapter 1: Overview
- Feature Summary .................................................. 7
- Unsupported Features ............................................. 9
- Licensing and Ordering Information ............................ 10

## Chapter 2: Product Specification
- Overview .............................................................. 11
- Performance ......................................................... 16
- Resource Utilization ............................................... 17
- Port Descriptions .................................................. 17
- Register Space ..................................................... 21

## Chapter 3: Designing with the Core
- General Design Guidelines ....................................... 32
- Clocking ............................................................... 32
- Resets ................................................................. 32
- Virtual Socket Manager Control Interface ..................... 33
- Protocol Description ............................................... 36

## Chapter 4: Design Flow Steps
- Customizing and Generating the Core ......................... 45
- Constraining the Core ............................................ 56
- Simulation ............................................................ 57
- Synthesis and Implementation ................................... 57
- Customizing the Core Post Implementation ................... 58
- Partial Bitstream Preparation ................................... 65

## Appendix A: Migrating and Upgrading
- Migrating to the Vivado Design Suite ......................... 66
- Upgrading in the Vivado Design Suite ......................... 66
Appendix B: Debugging

Finding Help on Xilinx.com ................................................................. 67
Debug Tools ....................................................................................... 68
Hardware Debug ............................................................................... 69

Appendix C: Additional Resources and Legal Notices

Xilinx Resources ............................................................................... 71
References ......................................................................................... 71
Revision History ............................................................................... 72
Please Read: Important Legal Notices ............................................. 72
Introduction

The Xilinx® Partial Reconfiguration Controller core provides management functions for self-controlling partially reconfigurable designs. It is intended for enclosed systems where all of the Reconfigurable Modules are known to the controller. The optional AXI4-Lite register interface allows the core to be reconfigured at run time, so it can also be used in systems where the Reconfigurable Modules can change in the field.

The core can be customized for many Virtual Sockets, Reconfigurable Modules per Virtual Sockets, operations and interfaces.

Features

- Up to 32 Virtual Sockets
- Up to 128 Reconfigurable Modules per Virtual Socket
- Up to 512 remapable software and hardware triggers per Virtual Socket
- Optional hardware and software shutdown of Reconfigurable Modules (configurable per Reconfigurable Module)
- Optional software start-up of Reconfigurable Modules (configurable per Reconfigurable Module)
- Optional reset of Reconfigurable Modules after loading (configurable per Reconfigurable Module)
- Virtual Socket Managers can be shutdown and restarted by the user to allow external controllers to partially reconfigure the device
- User control of Virtual Socket Manager output signals is supported in the shutdown state
- All trigger and Reconfigurable Module information is configurable using the AXI4-Lite interface to allow for in-field upgrades
- Optional AXI4-Lite interface for control and status
- Optional AXI4-Stream status interface (per Virtual Socket)
- Optional AXI4-Stream control interface (per Virtual Socket)

<table>
<thead>
<tr>
<th>LogiCORE™ IP Facts Table</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core Specifics</td>
</tr>
<tr>
<td>Supported Device Family(1) UltraScale™ Families, UltraScale™ Architecture, Virtex®-7, Kintex®-7, Artix®-7, Zynq®-7000</td>
</tr>
<tr>
<td>Supported User Interfaces AXI4-Lite, AXI4-Stream</td>
</tr>
<tr>
<td>Resources                 Performance and Resource Utilization web page</td>
</tr>
<tr>
<td>Provided with Core</td>
</tr>
<tr>
<td>Design Files              Encrypted RTL</td>
</tr>
<tr>
<td>Example Design            Not Provided</td>
</tr>
<tr>
<td>Test Bench                Not Provided</td>
</tr>
<tr>
<td>Constraints File          XDC</td>
</tr>
<tr>
<td>Simulation Model          Source HDL</td>
</tr>
<tr>
<td>Supported S/W Driver(2)   N/A</td>
</tr>
<tr>
<td>Tested Design Flows(3)</td>
</tr>
<tr>
<td>Design Entry              Vivado® Design Suite</td>
</tr>
<tr>
<td>Simulation                For supported simulators, see the Xilinx Design Tools: Release Notes Guide.</td>
</tr>
<tr>
<td>Synthesis                 Vivado Synthesis</td>
</tr>
<tr>
<td>Support                   Provided by Xilinx at the Xilinx Support web page</td>
</tr>
</tbody>
</table>

Notes:
1. For a complete list of supported devices, see the Vivado IP catalog.
2. Standalone driver details can be found in the SDK directory (<install_directory>/doc/usenglish/xilinx_drivers.htm). Linux OS and driver support information is available from the Xilinx Wiki page.
3. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
The Partial Reconfiguration Controller consists of one or more Virtual Socket Managers which connect to a single fetch path. A Virtual Socket (Figure 1-1) is a term that refers to a Reconfigurable Partition (RP) plus any logic that exists in the static logic to assist the RP with partial reconfiguration. For example, this logic could be used to isolate the static design from the Reconfigurable Partition while reconfiguration occurs, or to ensure Reconfigurable Modules are in a safe state before they are removed from the device. Some designs might not require this, in which case a Virtual Socket is equivalent to a Reconfigurable Partition.

![Diagram of a Virtual Socket](image)

The fetch path fetches bitstreams from an external configuration library and sends them to the Internal Configuration Access Port (ICAP). The partial bitstreams are stored in a configuration library.

*Figure 1-1: Virtual Socket*
Virtual Socket Managers operate in parallel watching for trigger events to occur. Triggers can be hardware based (signals) or software based (a register write). When a trigger is seen by a Virtual Socket Manager, the Virtual Socket Manager maps the trigger to a Reconfigurable Module and manages the reconfiguration of that Reconfigurable Module.

Each Virtual Socket Manager operates independently of the others, so while one Virtual Socket Manager is partway through the load of a Reconfigurable Module, another can start processing a trigger. Virtual Socket Managers have to queue for access to the fetch path. The actual reconfiguration of each module, however, remains sequential.

Virtual Socket Managers can be in one of two states:

- **Active state**: The Virtual Socket Manager is in control of the associated Virtual Socket. It reacts to triggers and loads Reconfigurable Modules.
- **Shutdown state**: Something else is in control of the associated Virtual Socket. The Virtual Socket Manager does not react to triggers and does not load Reconfigurable Modules.

These states are described in more detail in Operational States.
Each Virtual Socket Manager can have its own AXI4-Stream Status and Control channels (independently optional) and can share a single AXI4-Lite register interface (also optional). These interfaces are not required for operation and can be omitted if the Partial Reconfiguration Controller can be fully independent in a particular system.

Feature Summary

Virtual Sockets and Reconfigurable Modules

The Partial Reconfiguration Controller supports up to 32 Virtual Sockets.

Each Virtual Socket can contain up to 128 Reconfigurable Modules, where each Reconfigurable Module is defined by one partial bitstream\(^1\). Different Virtual Sockets can contain different numbers of Reconfigurable Modules. For example, *Virtual Socket 0* might have 32 Reconfigurable Modules, and *Virtual Socket 1* might only have 2 Reconfigurable Modules.

Remapable Software and Hardware Triggers

Reconfigurable Modules are loaded into a Virtual Socket in response to trigger activation. Each Virtual Socket can have hardware-based triggers and software-based triggers. The number of triggers per Virtual Socket is configurable, and the mapping from a particular trigger to a particular Reconfigurable Module is configurable during core configuration and at run time, if the AXI4-Lite interface is enabled. There can be more triggers than Reconfigurable Modules which allows for the addition of Reconfigurable Modules in the field, and for distributed control of partial reconfiguration. For more information, see *Hardware Triggers* and *SW_TRIGGER Register*.

Reconfigurable Module Management

Loading a Reconfigurable Module is not always as simple as sending a partial bitstream to the ICAP. For example:

- An existing Reconfigurable Module might need to be deactivated to prevent system issues.
- The static logic might need to be protected from the signal values from the Virtual Socket during the reconfiguration interval.
- The new Reconfigurable Module might need to be integrated into the system and reset.

\(^{1}\) If the device being managed is an UltraScale device, each Reconfigurable Module also requires a Clearing bitstream.
The Partial Reconfiguration Controller provides support for all of these tasks and is configurable on a per-Reconfigurable Module basis.

Coexistence with Other Partial Reconfiguration Controllers

Partial reconfiguration occurs when a partial bitstream is loaded into one of several configuration ports (such as SelectMap, Serial, JTAG, ICAP, and PCAP in Zynq®-7000 AP SoC devices).

IMPORTANT: It is vital that only one of these interfaces be used at a time, and that multiple controllers do not try to control the same Virtual Socket at the same time.

The Partial Reconfiguration Controller IP core offers two mechanisms to support this:

1. A simple arbitration protocol is used to arbitrate the access to the configuration ports. You must supply an arbiter that is suitable for your system. If arbitration is not required, the arbitration signals can be tied to constant values. For more information, see ICAP Sharing Protocol.

2. Each Virtual Socket Manager can be placed into a shutdown state to prevent it from trying to control the Virtual Socket. This allows other controllers (such as software or JTAG) to have exclusive control of a Virtual Socket. For more information, see Shutdown State.

User Control of Virtual Socket Manager Outputs

When a Virtual Socket Manager is placed into the shutdown state, the signals that are used for Reconfigurable Module management are fully controllable from the AXI4-Lite interface and the AXI4-Stream Control interface. This allows the software, or another hardware component, to deactivate an existing Reconfigurable Module, protect the static logic during the reconfiguration interval, and integrate and reset the new Reconfigurable Module.

AXI4-Lite Interface for Control, Status, and Reprogramming

The Partial Reconfiguration Controller can be configured to have a single fully compliant AXI4-Lite interface for the Virtual Socket Managers. This interface can be used to:

- Access status information for each Virtual Socket Manager.
- Send commands to each Virtual Socket Manager.
- Reprogram the trigger and Reconfigurable Module information for each Virtual Socket Manager.

For more information, see Register Space.
AXI4-Stream Channels for Status, and Control

The Partial Reconfiguration Controller can be configured to have fully compliant AXI4-Stream interfaces for each Virtual Socket Manager. These interfaces can be used to:

- Access status information for each Virtual Socket Manager.
- Send commands to each Virtual Socket Manager.

For more information, see STATUS Register and CONTROL Register.

These channels can be configured individually for each Virtual Socket Manager. For example, the Virtual Socket Managers in an instance of the Partial Reconfiguration Controller could be configured as follows:

Table 1-1: Example Configuration of Partial Reconfiguration Controller

<table>
<thead>
<tr>
<th>Virtual Socket Manager</th>
<th>Status Channel</th>
<th>Control Channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>1</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>2</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>3</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

Compatible With any Bitstream Storage Location

The Partial Reconfiguration Controller core fetches bitstream data from an AXI4 bus and, as a result, is not directly tied to any particular storage device. This allows the controller to access bitstreams no matter where they are stored, as long as a compatible AXI4 interface is available. The Vivado® IP catalog contains several such blocks of IP, such as the AXI External Memory Controller (axi_emc), and the Memory Interface Generator (MIG).

Unsupported Features

- The Partial Reconfiguration Controller cannot be configured using the Vivado set_property command. Instead, a custom set_property command is provided with the core. For more information, see Configuring Tcl User Parameters.
- Encrypted bitstreams are not supported when a 7 series device is being controlled.
- Encrypted bitstreams can be used when an Ultrascale device is being controlled. However, the PRC may be unable to fully recover if a Fetch error occurs for an encrypted bitstream.
- The Partial Reconfiguration Controller can be implemented on an UltraScale+ device but it cannot yet control an ICAP on an UltraScale+ device.
Licensing and Ordering Information

IMPORTANT: In the Vivado Design Suite, the Partial Reconfiguration flow requires a license. Contact your local sales offices for pricing and ordering details [Ref 9].

IP License Type

This Xilinx® LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the Xilinx End User License. Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page.
Overview

Operational States

Each Virtual Socket Manager can exist in two states:

- **Active State**
- **Shutdown State**

Each Virtual Socket Manager can be configured to start in either state after a reset, and commands can be used to move a Virtual Socket Manager between states. Additionally, a Virtual Socket Manager enters the shutdown state in the event of an error, unless it has been configured not to.

Active State

The active state is the main state of each Virtual Socket Manager, and is where partial reconfiguration is managed. Each Virtual Socket Manager follows a basic set of steps, as shown in *Figure 2-1*. Note that dotted steps are optional.

![Figure 2-1: Basic Steps for Virtual Socket Manager in Active State](image-url)
The Virtual Socket Manager starts by waiting for a trigger to arrive. When a trigger is seen, the Virtual Socket Manager starts to shutdown any Reconfigurable Module found in the Virtual Socket. This shutdown sequence can be configured on a per-Reconfigurable Module basis. The valid options are:

- **No shutdown is required.**
- **Hardware-only shutdown is required.** The Virtual Socket Manager informs the Reconfigurable Module that it will be removed, and waits until the Reconfigurable Module gives permission. This is intended for cases where arbitrarily removing a Reconfigurable Module could cause deadlock or other system corruption.
- **Shutdown of hardware and then software is required.** The Virtual Socket Manager performs hardware shutdown as described above, and then issues an interrupt informing software that the reconfigurable module will be removed. It then waits until the software gives permission. This is intended for cases where the system software may have to unload drivers or make other system changes.
- **Shutdown of software and then hardware is required.** As above, but with software shutdown performed first.

The protocol for hardware shutdown is as follows:

- The Virtual Socket Manager asserts a signal \( vsm_{<name>}_{rm\_shutdown\_req} \) High until the Reconfigurable Module gives permission to be removed.
- When the Reconfigurable Module is ready to be removed, it asserts \( vsm_{<name>}_{rm\_shutdown\_ack} \) High until the Reconfigurable Module is removed.

For software shutdown:

- The Virtual Socket Manager asserts \( vsm_{<name>}_{sw\_shutdown\_req} \) High until the **Proceed** command is received. For more information about this command, see the [Proceed Command](#).

See [Reconfigurable Module Hardware and Software Shutdown](#) for more information.

If only software shutdown is required for a particular Reconfigurable Module, the Reconfigurable Module should hardwire the \( vsm_{<name>}_{rm\_shutdown\_ack} \) signal to 1.

After the shutdown of any existing Reconfigurable Module is complete, the Virtual Socket Manager asserts \( vsm_{<name>}_{rm\_decouple} \) High and starts to process the trigger\(^{(1)}\). The signal \( vsm_{<name>}_{rm\_decouple} \) remains asserted until the reconfigurable module is successfully loaded, and is intended for use with decoupling logic which can be required to isolate the Virtual Socket from the static logic while reconfiguration occurs.

---

1. When the device being managed is an UltraScale device, the clearing bitstream for the current Reconfigurable Module is loaded before the trigger is processed. \( vsm_{<name>}_{rm\_decouple} \) is asserted High after the Reconfigurable Module is shutdown and before the clearing bitstream is loaded.
This decoupling logic is design specific and is not provided with the Partial Reconfiguration Controller core.

The Virtual Socket Manager then requests access to the fetch path\(^1\). When it gains access to the fetch path, it configures the fetch path to load the correct bitstream for the new Reconfigurable Module. If this completes with no errors, the Virtual Socket Manager will start up the new Reconfigurable Module. There are two phases to this, each of which are optional and can be configured on a per-Reconfigurable Module basis:

- **Software startup**: If enabled, the Virtual Socket Manager issues an interrupt informing the software that the Reconfigurable Module has been loaded (if decoupling is implemented, then the Reconfigurable Module is still decoupled at this stage, and might not be operational), and waits until the software responds. This is intended for cases where the system software might have to load drivers or make other system changes. For more information, see **Reconfigurable Module Software Startup**.

- **Reconfigurable Module Reset**: If enabled, the Virtual Socket Manager asserts a reset signal to the Reconfigurable Module to a configurable level for a configurable number of clock cycles.

The Virtual Socket Manager deasserts `vsm_<name>_rm_decouple` on entry to the Reconfigurable Module reset state.

At this stage, the Virtual Socket Manager starts searching for new triggers to process.

**Shutdown State**

The shutdown state is where the Virtual Socket Manager does not respond to triggers and does not load Reconfigurable Modules. There are several reasons why a Virtual Socket Manager should be shutdown:

- There has been an error loading a Reconfigurable Module. In this case, the Virtual Socket Manager shuts itself down, unless it has been configured not to.
- Something else, such as the Vivado® Design Suite Hardware Debugger or PCIe, needs to load bitstreams into a Virtual Socket.
- The Virtual Socket Manager needs to be reprogrammed to change the triggers and the Reconfigurable Modules.

The shutdown state can be entered by sending the **Shutdown** command to the Virtual Socket Manager’s CONTROL register. This command cannot be cancelled. For more information, see **Shutdown Command**.

---

1. When the device being managed is an UltraScale device, the Virtual Socket Manager has previously requested access to the fetch path in order to load the clearing bitstream. A second request is needed to load the partial bitstream that loads the new Reconfigurable Module. Other Virtual Socket Managers might have used the fetch path in the interim to load their own bitstreams.
**Exiting the Shutdown State**

There are two commands available to exit the shutdown state:

- **Restart with no Status**: This command is used when you exit the shutdown state without having made any changes to the Virtual Socket. The Virtual Socket Manager will resume with the information it had before shutdown. For more information, see Restart with no Status Command.

- **Restart with Status**: This command is used when the user exits the shutdown state after having made changes to the Virtual Socket. Specifically, this command must be used if a Reconfigurable Module is loaded into the Virtual Socket when the Virtual Socket Manager was in shutdown. The Virtual Socket Manager will resume with the information supplied by you as part of the command. For more information, see Restart with Status Command.

**User Control of Virtual Socket Manager Outputs**

When a Virtual Socket is in the shutdown state, the following signals can be controlled using the **User Control** command:

- `vsm_<name>_rm_shutdown_req`
- `vsm_<name>_rm_decouple`
- `vsm_<name>_rm_reset`
- `vsm_<name>_sw_shutdown_req`
- `vsm_<name>_sw_startup_req`

This feature allows the system to take control of the Virtual Socket reconfiguration while still being able to manage hardware and software shutdown, decoupling, software start-up and Reconfigurable Module reset. The status of the `vsm_<name>_rm_shutdown_ack` signal can be retrieved from the STATUS register using the AXI4-Lite or AXI4-Stream status channel interfaces. See User Control Command and STATUS Register.

**Error Handling**

The Partial Reconfiguration Controller detects and handles the following types of errors:

- **Fetch Errors**: These errors occur in the fetch path when a bitstream is being read from the configuration library interface. This type of error occurs if the AXI4 Memory Mapped bus connected to the configuration library returned an AXI response error.

- **Bitstream Errors**: These errors occur inside the FPGAs configuration interface, and typically indicate that the bitstream is corrupt.
• **Bad Configuration Errors**: These errors occur if a bitstream is configured as 0 bytes long. The fetch path detects and rejects requests for 0 byte bitstreams.

• **Lost Errors**: Lost errors occur when partial bitstreams are sent to the FPGA through one of the higher priority configuration ports (such as MCAP or JTAG) while the core is sending a partial bitstream to the ICAP. These errors can only be detected when the device to be managed is an UltraScale device.

If a fetch error, bitstream error or lost error occurs, the Partial Reconfiguration Controller responds as follows:

• The fetch path continues fetching the bitstream to maintain data path integrity.

• The ICAP interface continues to consume data to ensure the fetch path is drained, but it does not pass any more data to the ICAP.

• If the error is a fetch error, and it occurred on the first word of the bitstream, the ICAP interface does not pass anything to the ICAP.

• If the error is a fetch error, and it occurred on the second word of the bitstream, or beyond, the ICAP interface does not pass anything else to the ICAP. It drains the fetch path as described above, and then injects a DESYNC sequence into the ICAP.

• The Virtual Socket Manager that was attempting to load the failing bitstream will enter the shutdown state, and does not process any more triggers until the Virtual Socket Manager is restarted. This behavior is configurable when the core is generated, in which case the Virtual Socket Manager will not enter the shutdown state.

• The error will be reported on the status interfaces.

If the error is a bad configuration error, the Partial Reconfiguration Controller responds as follows:

• The fetch path rejects the request and issues an error.

• The Virtual Socket Manager that was trying to load the failing bitstream enters the shutdown state, and does not process any more triggers until the Virtual Socket Manager is restarted. This behavior is configurable when the core is generated, so the Virtual Socket Manager can be configured not to enter the shutdown state. In this case, it will start monitoring for new triggers.

• The error will be reported on the status interfaces.

**Post Reset Behavior**

The behavior of a Virtual Socket Manager leaving reset (either a hard power-on reset or a soft reset) depends on many factors:

• If the Virtual Socket Manager is full or empty. A full Virtual Socket is one that contains a Reconfigurable Module. An empty Virtual Socket does not contain a Reconfigurable Module.
• If the Virtual Socket Manager is configured to start in the shutdown state.
• If the Reconfigurable Module in the Virtual Socket is configured to have a start-up phase (software start-up and/or reset).
• If the Virtual Socket Manager is configured to skip Reconfigurable Module start-up after reset.

Figure 2-2 shows the behavior of the Virtual Socket Manager after leaving reset.

![Flowchart](image-url)

**Figure 2-2:** Virtual Socket Manager Behavior After Leaving Reset

---

**Performance**

For details about performance, visit [Performance and Resource Utilization](#).
Resource Utilization

For details about resource utilization, visit Performance and Resource Utilization.

Port Descriptions

In the following table, `<name>` is a user-defined name. For example, `vsm_<name>_hw_triggers` could be:

- `vsm_shift_hw_triggers`, where `<name>` = shift.
- `vsm_count_hw_triggers`, where `<name>` = count.

<table>
<thead>
<tr>
<th>Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>Rising-edge clock.</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>Synchronous reset. The active level is configurable. Reset has to be asserted for at least three clock cycles.</td>
</tr>
<tr>
<td><code>vsm_&lt;name&gt;_hw_triggers</code></td>
<td>Input</td>
<td>Hardware trigger input for Virtual Socket Manager with name <code>&lt;name&gt;</code>. The width is configurable. Only present if the number of HW Triggers is greater than zero. A 0 to 1 transition on bit N activates trigger N. Triggers cannot be cancelled.</td>
</tr>
<tr>
<td><code>vsm_&lt;name&gt;_rm_shutdown_req</code></td>
<td>Output</td>
<td>Active-High signal from the IP to the Reconfigurable Module in Virtual Socket <code>&lt;name&gt;</code>. Set to 1 by the IP when the Reconfigurable Module is to be removed. This functionality can be disabled on a per-Reconfigurable Module basis.</td>
</tr>
<tr>
<td><code>vsm_&lt;name&gt;_rm_shutdown_ack</code></td>
<td>Input</td>
<td>Active-High signal from the Reconfigurable Module in Virtual Socket <code>&lt;name&gt;</code> to the IP. Set to 1 by the Reconfigurable Module when the Reconfigurable Module can be removed. This functionality can be disabled on a per-Reconfigurable Module basis.</td>
</tr>
<tr>
<td><code>vsm_&lt;name&gt;_rm_decouple</code></td>
<td>Output</td>
<td>Active-High signal from the IP to any decoupling logic separating Virtual Socket <code>&lt;name&gt;</code> from the static logic. Set to 1 by the IP when a Reconfigurable Module is being loaded. This signal should be used to control any Virtual Socket decoupling logic.</td>
</tr>
<tr>
<td><code>vsm_&lt;name&gt;_rm_reset</code></td>
<td>Output</td>
<td>Reset signal from the IP to the Reconfigurable Module in Virtual Socket <code>&lt;name&gt;</code>. The use of this signal, its active level and duration are configurable on a per-Reconfigurable Module basis.</td>
</tr>
</tbody>
</table>
### Table 2-1: Port Descriptions (Cont’d)

<table>
<thead>
<tr>
<th>Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>vsm_&lt;name&gt;_sw_shutdown_req</strong></td>
<td>Output</td>
<td>Active-High signal intended as a CPU interrupt. Set to 1 by Virtual Socket &lt;name&gt; when the active Reconfigurable Module is to be removed. Set to 0 when the Proceed command is written to the Virtual Socket Manager’s CONTROL register. This functionality can be configured on a per-Reconfigurable Module basis.</td>
</tr>
<tr>
<td><strong>vsm_&lt;name&gt;_sw_startup_req</strong></td>
<td>Output</td>
<td>Active-High signal intended as a CPU interrupt. Set to 1 by Virtual Socket &lt;name&gt; when the new Reconfigurable Module has been loaded. Set to 0 when the Proceed command is written to the Virtual Socket Manager’s CONTROL register. This functionality can be enabled or disabled on a per-Reconfigurable Module basis.</td>
</tr>
<tr>
<td><strong>vsm_&lt;name&gt;_m_axis_status_tvalid</strong></td>
<td>Output</td>
<td>TVALID signal for the AXI4-Stream Status channel of the Virtual Socket Manager &lt;name&gt;. This signal is always set to 1 as status is always available. This channel can be enabled or disabled on a per-Virtual Socket Manager basis.</td>
</tr>
<tr>
<td><strong>vsm_&lt;name&gt;_m_axis_status_tdata</strong></td>
<td>Output</td>
<td>32-bit wide tdata signal for the AXI4-Stream Status channel of the Virtual Socket Manager &lt;name&gt;. This has the same format as the STATUS register (see STATUS Register for details). This channel can be enabled or disabled on a per-Virtual Socket Manager basis.</td>
</tr>
<tr>
<td><strong>vsm_&lt;name&gt;_s_axis_ctrl_tvalid</strong></td>
<td>Input</td>
<td>tvalid signal for the AXI4-Stream Control channel of the Virtual Socket Manager &lt;name&gt;. This channel can be enabled or disabled on a per-Virtual Socket Manager basis.</td>
</tr>
<tr>
<td><strong>vsm_&lt;name&gt;_s_axis_ctrl_tready</strong></td>
<td>Output</td>
<td>tready signal for the AXI4-Stream Control channel of the Virtual Socket Manager &lt;name&gt;. This channel can be enabled or disabled on a per-Virtual Socket Manager basis.</td>
</tr>
<tr>
<td><strong>vsm_&lt;name&gt;_s_axis_ctrl_tdata</strong></td>
<td>Input</td>
<td>32-bit wide tdata signal for the AXI4-Stream Control channel of the Virtual Socket Manager &lt;name&gt;. This has the same format as the CONTROL Register (see CONTROL Register for details). This channel can be enabled or disabled on a per-Virtual Socket Manager basis.</td>
</tr>
<tr>
<td><strong>vsm_&lt;name&gt;_event_error</strong></td>
<td>Output</td>
<td>Asserted for a single clock cycle when an error occurs in the Virtual Socket Manager.</td>
</tr>
<tr>
<td><strong>icap_clk</strong></td>
<td>Input</td>
<td>Rising-edge clock. This must be the same clock that is attached to the ICAP primitive.</td>
</tr>
<tr>
<td><strong>icap_reset</strong></td>
<td>Input</td>
<td>Synchronous reset. Active level is configurable. This reset is used to reset the ICAP interface logic, and needs to be synchronous to the icap_clk.</td>
</tr>
<tr>
<td><strong>icap_i</strong></td>
<td>Input</td>
<td>Status data returning from the ICAP primitive. Connect to the ICAP’s 0 port.</td>
</tr>
</tbody>
</table>
Table 2-1: Port Descriptions (Cont’d)

<table>
<thead>
<tr>
<th>Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>icap_o</td>
<td>Output</td>
<td>The data to the ICAP primitive. Connect to the ICAP’s I port.</td>
</tr>
<tr>
<td>icap_csib</td>
<td>Output</td>
<td>The CSIB signal to the ICAP primitive. Connect to the ICAP’s csib port.</td>
</tr>
<tr>
<td>icap_rdwrb</td>
<td>Output</td>
<td>The RDWRB signal to the ICAP primitive. Connect to the ICAP’s rdwrb port.</td>
</tr>
<tr>
<td>icap_avail</td>
<td>Input</td>
<td>Connect to the ICAP AVAIL port. This port is only available when the device to be managed is an UltraScale device.</td>
</tr>
<tr>
<td>icap_prdone</td>
<td>Input</td>
<td>Connect to the ICAP PRDONE port. This port is only available when the device to be managed is an UltraScale device.</td>
</tr>
<tr>
<td>icap_prerror</td>
<td>Input</td>
<td>Connect to the ICAP PRERROR port. This port is only available when the device to be managed is an UltraScale device.</td>
</tr>
<tr>
<td>cap_req</td>
<td>Output</td>
<td>For use with an ICAP arbiter. This signal is asserted by the IP on every clock cycle where it has data to transfer to the ICAP.</td>
</tr>
<tr>
<td>cap_gnt</td>
<td>Input</td>
<td>For use with an ICAP arbiter. This signal should be asserted by the arbiter on every clock cycle where the IP has access to the ICAP. When set to 1, this signal should remain at 1 until cap_req returns to 0. If arbitration is not required, tie this signal to a constant 1 value.</td>
</tr>
<tr>
<td>cap_rel</td>
<td>Input</td>
<td>For use with an ICAP arbiter. This signal should be asserted by the arbiter on every clock cycle where something else is requesting access to the ICAP. When set to 1, this signal should remain at 1 until cap_req returns to 0. This signal indicates to the IP that it should relinquish control of the ICAP at the earliest safe opportunity. If arbitration is not required, tie this signal to a constant 0 value.</td>
</tr>
<tr>
<td>s_axi_reg_awaddr</td>
<td>Input</td>
<td>Standard 32-bit wide AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_awvalid</td>
<td>Input</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_awready</td>
<td>Output</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_wdata</td>
<td>Input</td>
<td>Standard 32-bit wide AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_wvalid</td>
<td>Input</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_wready</td>
<td>Output</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_bresp</td>
<td>Output</td>
<td>Standard 2-bit wide AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_bvalid</td>
<td>Output</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_bready</td>
<td>Input</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_araddr</td>
<td>Input</td>
<td>Standard 32-bit wide AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_arvalid</td>
<td>Input</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_arready</td>
<td>Output</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>Name</td>
<td>Direction</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>-----------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>s_axi_reg_rdata</td>
<td>Output</td>
<td>Standard 32-bit wide AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_rresp</td>
<td>Output</td>
<td>Standard 2-bit wide AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_rvalid</td>
<td>Output</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>s_axi_reg_rready</td>
<td>Input</td>
<td>Standard AXI4-Lite signal for the optional register interface.</td>
</tr>
<tr>
<td>m_axi_mem_araddr</td>
<td>Output</td>
<td>Standard 32-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_arlen</td>
<td>Output</td>
<td>Standard 8-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_arsize</td>
<td>Output</td>
<td>Standard 3-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_arburst</td>
<td>Output</td>
<td>Standard 2-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_arprot</td>
<td>Output</td>
<td>Standard 3-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_arcache</td>
<td>Output</td>
<td>Standard 4-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_aruser</td>
<td>Output</td>
<td>Standard 4-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_arvalid</td>
<td>Output</td>
<td>Standard AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_arready</td>
<td>Input</td>
<td>Standard AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_rdata</td>
<td>Input</td>
<td>Standard 32-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_rresp</td>
<td>Input</td>
<td>Standard 2-bit wide AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_rlast</td>
<td>Input</td>
<td>Standard AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_rvalid</td>
<td>Input</td>
<td>Standard AXI4 signal for the configuration library interface.</td>
</tr>
<tr>
<td>m_axi_mem_rready</td>
<td>Output</td>
<td>Standard AXI4 signal for the configuration library interface.</td>
</tr>
</tbody>
</table>
Register Space

Overview

Each Virtual Socket Manager has a set of registers that can be accessed through the optional AXI4-Lite interface. Each register is 32-bits wide, although some bits might not be used in some cases. The registers in each Virtual Socket Manager are split into four banks, where each bank has its own unique structure:

- **Bank 0: General Registers**
- **Bank 1: Trigger to Reconfigurable Module Registers**
- **Bank 2: Reconfigurable Module Information Registers**
- **Bank 3: Bitstream Information Registers**

Figure 2-3 provides an overview of the registers.

![Diagram of Register Banks within a Virtual Socket Manager](image)

Figure 2-3: **Register Banks within a Virtual Socket Manager**

The **General registers** are used to control the Virtual Socket Manager, and retrieve its status information. The remaining banks are used to store information required to load a Reconfigurable Module.
The **Trigger to Reconfigurable Module registers**, the **Reconfigurable Module registers** and the **Bitstream Information registers** operate as follows:

- A trigger identifier\(^1\) is decoded and used to select a row in the Trigger to Reconfigurable Module register bank (Bank 1). The selected register holds the identifier of the Reconfigurable Module to be loaded by that trigger (RM_ID).
- The RM_ID is used to select a row of registers in the Reconfigurable Module Information register bank (Bank 2).
- The lower register in the selected row (CONTROL) provides information about how the Reconfigurable Module is to be shut down and started.
- The upper register in the selected row (BS Index) provides the row number in the Bitstream Information register bank to access to get information about the bitstream required to load the Reconfigurable Module. This information is the address in external memory at which the bitstream is stored, its size in bytes, and its identifier.

The address of each register is encoded for as follows:

```
[Virtual Socket Manager Select] [Bank Select] [Register Select][00]
```

where the most significant bit is on the left.

Each address segment is defined in Table 2-2.

### Table 2-2: Address of Each Register

<table>
<thead>
<tr>
<th>Segment of Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtual Socket Manager Select</td>
<td>These bits contain the identifier of the Virtual Socket Manager. These identifiers are reported in the Configuration Information text file produced when the IP is generated.</td>
</tr>
</tbody>
</table>
| Bank Select              | An identifier representing the bank of registers to access.                  | 0 = The General Register bank.  
                            |                                                                           | 1 = The Trigger to Reconfigurable Module register bank.  
                            |                                                                           | 2 = The Reconfigurable Module Information register bank.  
                            |                                                                           | 3 = The Bitstream Information register bank.                |
| Register Select          | This segment of the address has different interpretations depending on the bank being accessed. The upper bits give the row of the bank to select, and the lower bits give the column within the bank to select. If a bank has one column, zero bits are required to select the column. If a bank has two columns, one bit is required to select the column, etc. See Figure 2-4. |

All slice ranges are identical across all Virtual Socket Managers. These, and each register address, are available in the configuration information text file that is produced when the IP is generated. See **Output Generation** for more details.

---

1. Only hardware triggers need to be decoded. Software triggers directly specify the row in the Trigger to Reconfigurable Module register bank.
Chapter 2: Product Specification

Bank 0: General Registers

The general registers are defined in Table 2-3.

Table 2-3: Bank 0 - General Registers

<table>
<thead>
<tr>
<th>Register Select Value</th>
<th>Register Name</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>STATUS</td>
<td>Read Only</td>
<td>Read from this register to get the Virtual Socket Manager’s status.</td>
</tr>
<tr>
<td>0</td>
<td>CONTROL</td>
<td>Write Only</td>
<td>Write to this register to shutdown the Virtual Socket Manager or perform other Virtual Socket Manager commands.</td>
</tr>
<tr>
<td>1</td>
<td>SW_TRIGGER</td>
<td>Read/Write</td>
<td>Write to this register to send a trigger to the Virtual Socket Manager. Read the register to determine if there is a software trigger pending.</td>
</tr>
</tbody>
</table>
**STATUS Register**

The STATUS register is read only and is mapped to the same address as the CONTROL register.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>BS_ID/RESERVED</td>
<td>These bits are reserved when the device to be managed is a 7 Series device. When the device to be managed is an UltraScale device, these bits contain the identifier of the bitstream to which the status applies.</td>
</tr>
<tr>
<td>23:8</td>
<td>RM_ID</td>
<td>The identifier of the Reconfigurable Module to which the status applies.</td>
</tr>
</tbody>
</table>
| 7     | SHUTDOWN         | • 1 = The Virtual Socket Manager is in the shutdown state.  
               | • 0 = The Virtual Socket Manager is not in the shutdown state. |
Chapter 2: Product Specification

The following error codes are defined:

- **1111 = An unknown error occurred.**
- **0110 = (LOST + FETCH errors) Access to the ICAPE3 was removed during a bitstream transfer, and there was an error fetching the bitstream from the configuration library. This error is only possible when the device to be managed is an UltraScale device.**
- **0101 = (BS + FETCH errors) The ICAP returned an error code while loading the bitstream and there was an error fetching the bitstream from the configuration library.**
- **0100 = (FETCH ERROR) There was an error fetching the bitstream from the configuration library.**
- **0011 = (LOST ERROR) Access to the ICAPE3 was removed during a bitstream transfer. This error is only possible when the device to be managed is an UltraScale device.**
- **0010 = (BS ERROR) The ICAP returned an error code while loading the bitstream.**
- **0001 = (BAD CONFIG ERROR) The fetch path was asked to load a 0 byte bitstream.**
- **0000 = No Error.**

All other values are RESERVED.

The following states are defined when the Virtual Socket Manager is in the active state:

- **111 = The Virtual Socket is full. That is, a Reconfigurable Module has been successfully loaded.**
- **110 = The Virtual Socket Manager is executing the Reconfigurable Module reset step.**
- **101 = The Virtual Socket Manager is executing the software start-up step.**
- **100 = The Virtual Socket Manager is loading the new Reconfigurable Module.**
- **011 = The Virtual Socket Manager is loading the Clearing Bitstream for the currently loaded Reconfigurable Module. (Not used if the device to be managed is a 7 Series.)**
- **010 = The Virtual Socket Manager is executing the software shutdown step.**
- **001 = The Virtual Socket Manager is executing the hardware shutdown step.**
- **000 = The Virtual Socket is empty. That is, there is no Reconfigurable Module loaded.**

The following states are defined when the Virtual Socket Manager is in the shutdown state:

- **001 = RM_SHUTDOWN_ACK is 1.**
- **000 = RM_SHUTDOWN_ACK is 0.**

### Table 2-4: STATUS Register Format (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>6:3</td>
<td>ERROR</td>
<td>The following error codes are defined:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 1111 = An unknown error occurred.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0110 = (LOST + FETCH errors) Access to the ICAPE3 was removed during a</td>
</tr>
<tr>
<td></td>
<td></td>
<td>bitstream transfer, and there was an error fetching the bitstream from</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the configuration library. This error is only possible when the device</td>
</tr>
<tr>
<td></td>
<td></td>
<td>to be managed is an UltraScale device.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0101 = (BS + FETCH errors) The ICAP returned an error code while loading</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the bitstream and there was an error fetching the bitstream from the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>configuration library.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0100 = (FETCH ERROR) There was an error fetching the bitstream from the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>configuration library.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0011 = (LOST ERROR) Access to the ICAPE3 was removed during a bitstream</td>
</tr>
<tr>
<td></td>
<td></td>
<td>transfer. This error is only possible when the device to be managed is</td>
</tr>
<tr>
<td></td>
<td></td>
<td>an UltraScale device.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0010 = (BS ERROR) The ICAP returned an error code while loading the bitstream.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0001 = (BAD CONFIG ERROR) The fetch path was asked to load a 0 byte bitstream.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0000 = No Error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>All other values are RESERVED.</td>
</tr>
<tr>
<td>2:0</td>
<td>STATE</td>
<td>The following states are defined when the Virtual Socket Manager is in the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>active state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 111 = The Virtual Socket is full. That is, a Reconfigurable Module has</td>
</tr>
<tr>
<td></td>
<td></td>
<td>been successfully loaded.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 110 = The Virtual Socket Manager is executing the Reconfigurable Module</td>
</tr>
<tr>
<td></td>
<td></td>
<td>reset step.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 101 = The Virtual Socket Manager is executing the software start-up step</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 100 = The Virtual Socket Manager is loading the new Reconfigurable Module</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 011 = The Virtual Socket Manager is loading the Clearing Bitstream for</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the currently loaded Reconfigurable Module. (Not used if the device to</td>
</tr>
<tr>
<td></td>
<td></td>
<td>be managed is a 7 Series.)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 010 = The Virtual Socket Manager is executing the software shutdown step</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 001 = The Virtual Socket Manager is executing the hardware shutdown step</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 000 = The Virtual Socket is empty. That is, there is no Reconfigurable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Module loaded.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The following states are defined when the Virtual Socket Manager is in the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>shutdown state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 001 = RM_SHUTDOWN_ACK is 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 000 = RM_SHUTDOWN_ACK is 0.</td>
</tr>
</tbody>
</table>
**CONTROL Register**

The CONTROL register is write only, and is mapped to the same address as the STATUS register.

*Table 2-5: CONTROL Register Format*

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>HALFWORD FIELD</td>
<td>A 16-bit field containing extra information for the selected command. See the command descriptions for more information.</td>
</tr>
<tr>
<td>15:8</td>
<td>BYTE FIELD</td>
<td>An 8-bit field containing extra information for the selected command. See the command descriptions for more information.</td>
</tr>
<tr>
<td>7:0</td>
<td>CMD</td>
<td>The following commands are defined:</td>
</tr>
<tr>
<td></td>
<td>000 = Shutdown</td>
<td></td>
</tr>
<tr>
<td></td>
<td>001 = Restart with no Status</td>
<td></td>
</tr>
<tr>
<td></td>
<td>010 = Restart with Status</td>
<td></td>
</tr>
<tr>
<td></td>
<td>011 = Proceed</td>
<td></td>
</tr>
<tr>
<td></td>
<td>100 = User Control</td>
<td></td>
</tr>
<tr>
<td></td>
<td>All other values are reserved.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>These commands are described in Virtual Socket Manager Control Interface.</td>
<td></td>
</tr>
</tbody>
</table>

**SW_TRIGGER Register**

The SW_TRIGGER register can be written and read.

*Table 2-6: Software Trigger Register Format*

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Trigger Pending</td>
<td>Ignored on write. On read, returns:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 1 if there is a software trigger pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0 if there is no software trigger pending.</td>
</tr>
<tr>
<td>30:W</td>
<td>Reserved</td>
<td>Ignored on write. Returns 0 on read.</td>
</tr>
<tr>
<td>W-1:0</td>
<td>Trigger</td>
<td>The Trigger Identifier. The value written to this register is a positive integer that directly specifies the row in the Trigger to Reconfigurable Module register bank that holds the identifier of the Reconfigurable Module to be loaded by this trigger. Writing this while a trigger is pending overwrites the pending trigger. The width of this field (W) is:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[\log_2(\text{Number of Triggers Allocated for this Virtual Socket Manager})]</td>
</tr>
</tbody>
</table>
Bank 1: Trigger to Reconfigurable Module Registers

The Trigger to Reconfigurable Module registers are defined in Table 2-7.

**Table 2-7: Bank 1 - Trigger to Reconfigurable Module Registers**

<table>
<thead>
<tr>
<th>Register Select Value</th>
<th>Register Name</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>TRIGGER0</td>
<td>Write/Read</td>
<td>This register contains the identifier of the Reconfigurable Module (RM_ID) that will be loaded if trigger 0 is asserted.</td>
</tr>
<tr>
<td>1</td>
<td>TRIGGER1</td>
<td>Write/Read</td>
<td>This register contains the identifier of the Reconfigurable Module (RM_ID) that will be loaded if trigger 1 is asserted.</td>
</tr>
<tr>
<td>2</td>
<td>TRIGGER1</td>
<td>Write/Read</td>
<td>This register contains the identifier of the Reconfigurable Module (RM_ID) that will be loaded if trigger 2 is asserted.</td>
</tr>
<tr>
<td>·</td>
<td>·</td>
<td>·</td>
<td>·</td>
</tr>
<tr>
<td>·</td>
<td>·</td>
<td>·</td>
<td>·</td>
</tr>
<tr>
<td>·</td>
<td>·</td>
<td>·</td>
<td>·</td>
</tr>
<tr>
<td>·</td>
<td>·</td>
<td>·</td>
<td>·</td>
</tr>
<tr>
<td>·</td>
<td>·</td>
<td>·</td>
<td>·</td>
</tr>
<tr>
<td>n</td>
<td>TRIGGERN</td>
<td>Write/Read</td>
<td>This register contains the identifier of the Reconfigurable Module (RM_ID) that will be loaded if trigger N is asserted.</td>
</tr>
</tbody>
</table>

The Trigger to Reconfigurable Module registers contain the mapping between the Triggers and the Reconfigurable Modules to load. There can be more triggers than Reconfigurable Modules, allowing for the in-field addition of Reconfigurable Modules and/or easier triggering of the same Reconfigurable Module from multiple sources.

Each register is 32-bits wide, but only the lower X bits are used, where X = \( \lfloor \log_2(\text{Number of Triggers Allocated for this Virtual Socket Manager}) \rfloor \)

Unused bits are ignored on writes, and return 0 on reads. The Trigger to Reconfigurable Module registers can only be accessed when the Virtual Socket Manager is in the shutdown state. If the Virtual Socket Manager is not in the shutdown state, reads return 0 and writes are ignored.

Bank 2: Reconfigurable Module Information Registers

The Reconfigurable Module Information registers are defined in Table 2-8.

There are two registers per row in this bank, and the LSB of Register Select is used to select between them.

- **BS Index Register**: LSB = 0
- **Control Register**: LSB = 1
All registers in this bank are readable and writable when the Virtual Socket Manager is in the shutdown state. If the Virtual Socket Manager is not in the shutdown state, reads return 0, and writes are ignored.

<table>
<thead>
<tr>
<th>Register Select MSBs</th>
<th>Register Select LSB</th>
<th>Register Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>RM_BS_INDEX0</td>
<td>This register contains the row number in the Bitstream Information register bank that holds information about the bitstream for Reconfigurable Module 0.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>RM_CONTROL0</td>
<td>This register contains the control information for Reconfigurable Module 0.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>RM_BS_INDEX1</td>
<td>This register contains the row number in the Bitstream Information register bank that holds information about the bitstream for Reconfigurable Module 1.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>RM_CONTROL1</td>
<td>This register contains the control information for Reconfigurable Module 1.</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>RM_BS_INDEX2</td>
<td>This register contains the row number in the Bitstream Information register bank that holds information about the bitstream for Reconfigurable Module 2.</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>RM_CONTROL2</td>
<td>This register contains the control information for Reconfigurable Module 2.</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>N</td>
<td>0</td>
<td>RM_BS_INDEXN</td>
<td>This register contains the row number in the Bitstream Information register bank that holds information about the bitstream for Reconfigurable Module N.</td>
</tr>
<tr>
<td>N</td>
<td>1</td>
<td>RM_CONTROLN</td>
<td>This register contains the control information for Reconfigurable Module N.</td>
</tr>
</tbody>
</table>

**RM_BS_INDEX Register**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>CLEAR_BS_INDEX/Reserved</td>
<td>Reserved when the device to be managed is 7 Series. When the device to be managed is an UltraScale device, these bits contain an address into the Bitstream Information register bank, and they link a Reconfigurable Module to its clearing bitstream.</td>
</tr>
<tr>
<td>15:0</td>
<td>BS_INDEX</td>
<td>These bits contain an address into the Bitstream Information register bank, and they link a Reconfigurable Module to the bitstream required to load it.</td>
</tr>
</tbody>
</table>
RM_CONTROL Register

Table 2-10: RM_CONTROL Register Format

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:13</td>
<td>Reserved</td>
<td>Reads return 0, writes are ignored</td>
</tr>
<tr>
<td>12:5</td>
<td>Reset Duration</td>
<td>The number of clock cycles -1 to assert the Reconfigurable Module reset for</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 0: 1 clock cycle</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 1: 2 clock cycles</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• etc.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The maximum reset duration is 256 clock cycles.</td>
</tr>
<tr>
<td>4:3</td>
<td>Reset Required</td>
<td>• 00: No Reconfigurable Module Reset is required.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 01: RESERVED.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 10: Active-Low Reconfigurable Module reset is required.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 11: Active-High Reconfigurable Module reset is required.</td>
</tr>
<tr>
<td>2</td>
<td>Startup Required</td>
<td>• 0: No start-up is required.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 1: Software start-up is required.</td>
</tr>
<tr>
<td>1:0</td>
<td>Shutdown Required</td>
<td>• 00: No Reconfigurable Module shutdown is required.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 01: Hardware Reconfigurable Module shutdown is required.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 10: Hardware then software shutdown is required.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 11: Software then hardware shutdown is required.</td>
</tr>
</tbody>
</table>

Bank 3: Bitstream Information Registers

The Bitstream Information registers are defined in Table 2-11.

There are three registers per row in this bank, and the two LSBs of Register Select are used to select between them.

- **ID Register**: LSBs = 0
- **Address Register**: LSBs = 1
- **Size Register**: LSBs = 2

When the device to be managed is an UltraScale device, all registers in this bank are readable and writable when the Virtual Socket Manager is in the shutdown state. Reconfigurable Modules for this type of device require two bitstreams, so all bitstream identifiers are 0 or 1.

When the device to be managed is a 7 series device, the BS_ADDRESS and BS_SIZE registers in this bank are readable and writable when the Virtual Socket Manager is in the shutdown state. Reconfigurable Modules for this type of device only require one bitstream, so all bitstream identifiers are 0. Writes to the BS_ID registers are ignored and reads always return 0.
For all managed device types, reads from all registers in this bank return 0 and writes to all registers in this bank are ignored if the Virtual Socket Manager is not in the shutdown state.

Table 2-11: Bank 3 - Bitstream Information Registers

<table>
<thead>
<tr>
<th>Register Select MSBs</th>
<th>Register Select LSB</th>
<th>Register Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>BS_ID0</td>
<td>This register contains the identifier of this bitstream.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>BS_ADDRESS0</td>
<td>This register contains the byte address of Bitstream 0 in the configuration library interface.</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>BS_SIZE0</td>
<td>This register contains the size in bytes of Bitstream 0.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>BS_ID1</td>
<td>This register contains the identifier of this bitstream.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>BS_ADDRESS1</td>
<td>This register contains the byte address of Bitstream 1 in the configuration library interface.</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>BS_SIZE1</td>
<td>This register contains the size in bytes of Bitstream 1.</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>BS_ID2</td>
<td>This register contains the identifier of this bitstream.</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>BS_ADDRESS2</td>
<td>This register contains the byte address of Bitstream 2 in the configuration library interface.</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>BS_SIZE2</td>
<td>This register contains the size in bytes of Bitstream 2.</td>
</tr>
<tr>
<td>N</td>
<td>0</td>
<td>BS_IDN</td>
<td>This register contains the identifier of this bitstream.</td>
</tr>
<tr>
<td>N</td>
<td>1</td>
<td>BS_ADDRESSN</td>
<td>This register contains the byte address of Bitstream N in the configuration library interface.</td>
</tr>
<tr>
<td>N</td>
<td>2</td>
<td>BS_Sizen</td>
<td>This register contains the size in bytes of Bitstream N.</td>
</tr>
</tbody>
</table>

BS_ID Register

Table 2-12: BS_ID Register Format

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:1</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>ID</td>
<td>The identifier of the bitstream with regards to the Reconfigurable Module. The first bitstream for a Reconfigurable Module has the ID 0, and the second has the ID 1.</td>
</tr>
</tbody>
</table>

BS_ADDRESS Register

Table 2-13: BS_ADDRESS Register Format

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>ADDRESS</td>
<td>The address of the bitstream in the configuration library interface.</td>
</tr>
</tbody>
</table>
**BS_SIZE Register**

*Table 2-14: BS_SIZE Register format*

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Size</td>
<td>The bitstream size in bytes</td>
</tr>
</tbody>
</table>
Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

---

**General Design Guidelines**

**Preparing for In-Field Upgrades**

Some designs use Partial Reconfiguration to allow in-field updates of parts of the design. Specifically, Reconfigurable Modules can be added, removed, or changed after the design is in the field. The Partial Reconfiguration Controller supports this by allowing the trigger, Reconfigurable Module and bitstream information to be reprogrammed using the AXI4-Lite interface. However, new Reconfigurable Modules can only be added if there is space for them and a trigger is available to trigger their activation.

If in-field upgrades are planned for a design, the extra space for these items should be allocated at core generation time.

---

**Clocking**

There are two clock ports: `icap_clk` for the logic driving the ICAP interface, and `clk` for everything else.

The number of synchronization stages used when passing signals between domains is configurable.

---

**Resets**

There are two reset ports: `icap_reset` for the logic driving the ICAP interface, and `reset` for everything else. The exact timing of these resets relative to each other is not important. However, if one is asserted, both must be asserted. For example, resetting the ICAP interface without resetting the rest of the Partial Reconfiguration Controller could result in
lockup, and vice versa. Additionally, no triggers should be generated before both resets have been asserted and released.

**RECOMMENDED:** *It is highly recommended that all Virtual Socket Managers are placed into the shutdown state (and checked to see that they are in shutdown) before applying a reset.*

If this is not possible, then the following conditions must be met before the core is reset:

1. The ICAP interface must not be transferring a bitstream to the ICAP. Interrupting a bitstream transfer could put the device into an unstable state and could require a full chip reconfiguration.

2. Virtual Socket Managers that are in the active state must have no pending triggers. Resetting a Virtual Socket Manager that has started to process a trigger can corrupt the state of the Virtual Socket Manager. For Virtual Socket Managers that control UltraScale devices, this could make it impossible to load a new Reconfigurable Module in that Virtual Socket.

**Note:** The active reset level is configurable.

### Virtual Socket Manager Control Interface

Each Virtual Socket Manager can be controlled independently using the optional AXI4-Stream control channel, or the AXI4-Lite register interface using the CONTROL register. The command word format is identical no matter which interface is used.

#### Shutdown Command

The **Shutdown** command instructs the Virtual Socket Manager to enter the shutdown state at the earliest safe opportunity. There can be a long delay (indeterminate) between the request and when the Virtual Socket Manager enters the shutdown state. You cannot cancel the **Shutdown** command after it has been sent.

This command can only be used if the Virtual Socket Manager is not in the shutdown state.

The BYTE and HALFWORD fields of the control word are not used with this command.

#### Restart with no Status Command

The **Restart with no Status** command instructs the Virtual Socket Manager to exit the shutdown state. The Virtual Socket Manager's Empty/Full status, Reconfigurable Module identifier, and error status remain as they were before the Virtual Socket Manager entered the shutdown state.
This command should be used to restart a Virtual Socket Manager in shutdown if the Virtual Socket has not been modified during shutdown.

This command can only be used if the Virtual Socket Manager is in the shutdown state.

The BYTE and HALFWORD fields of the control word are not used with this command.

**Restart with Status Command**

The **Restart with Status** command instructs the Virtual Socket Manager to exit the shutdown state. The Virtual Socket Manager’s Empty/Full status, and Reconfigurable Module identifier are specified as part of the command.

This command should be used to restart a shutdown Virtual Socket Manager if the Virtual Socket has been modified during shutdown (that is, a Reconfigurable Module is loaded into the Virtual Socket by something other than the Virtual Socket Manager).

This command must only be used with a full status if the loaded Reconfigurable Module is known to the Virtual Socket Manager. If a Reconfigurable Module is loaded that is unknown to the Virtual Socket Manager, the Virtual Socket must be left in an empty state before the Virtual Socket Manager is restarted. An empty state means that either there is no Reconfigurable Module in the Virtual Socket, or that the loaded Reconfigurable Module does not need any shutdown steps. When the Virtual Socket is on an UltraScale device, there is an additional requirement that the loaded Reconfigurable Module is unmasked and does not need its clearing bitstream loaded.

This command can only be used if the Virtual Socket Manager is in the shutdown state.

The BYTE and HALFWORD fields of the control word are used as follows:

- **BYTE[0]**: The Empty/Full status value to set on restart.
  - 0: The Virtual Socket is empty.
  - 1: The Virtual Socket is full.
- **HALFWORD**: The identifier of the Reconfigurable Module that is loaded while the Virtual Socket Manager is in a shutdown state. This must be a Reconfigurable Module that is known to the Virtual Socket Manager.

**Proceed Command**

The **Proceed** command instructs the Virtual Socket Manager to proceed with processing the Reconfigurable Module. If the Virtual Socket Manager has asserted the `vsm_<name>_sw_shutdown_req` or `vsm_<name>_sw_startup_req` interrupt signals, it will stall until this command occurs. This command is ignored if neither of these signals is asserted.

This command can only be used if the Virtual Socket Manager is not in the shutdown state.
The BYTE and HALFWORD fields of the control word are not used with this command.

**User Control Command**

The **User Control** command is used to set the values of the following signals:

- \(vsm\_<\text{name}>\_rm\_shutdown\_req\)
- \(vsm\_<\text{name}>\_rm\_decouple\)
- \(vsm\_<\text{name}>\_rm\_reset\)
- \(vsm\_<\text{name}>\_sw\_shutdown\_req\)
- \(vsm\_<\text{name}>\_sw\_startup\_req\)

When set, the values remain set until another **User Control** command is sent, or one of the **Restart** commands are sent.

This command can only be used if the Virtual Socket Manager is in the shutdown state.

The BYTE and HALFWORD fields of the control word are used as follows:

- **BYTE[0]**: Controls \(rm\_shutdown\_req\).
  - 0: Sets \(vsm\_<\text{name}>\_rm\_shutdown\_req\) to 0.
  - 1: Sets \(vsm\_<\text{name}>\_rm\_shutdown\_req\) to 1.
- **BYTE[1]**: Controls \(rm\_decouple\).
  - 0: Sets \(vsm\_<\text{name}>\_rm\_decouple\) to 0.
  - 1: Sets \(vsm\_<\text{name}>\_rm\_decouple\) to 1.
- **BYTE[2]**: Controls \(sw\_shutdown\_req\).
  - 0: Sets \(vsm\_<\text{name}>\_sw\_shutdown\_req\) to 0.
  - 1: Sets \(vsm\_<\text{name}>\_sw\_shutdown\_req\) to 1.
- **BYTE[3]**: Controls \(sw\_startup\_req\).
  - 0: Sets \(vsm\_<\text{name}>\_sw\_startup\_req\) to 0.
  - 1: Sets \(vsm\_<\text{name}>\_sw\_startup\_req\) to 1.
- **BYTE[4]**: Controls \(rm\_reset\).
  - 0: Sets \(vsm\_<\text{name}>\_rm\_reset\) to 0.
  - 1: Sets \(vsm\_<\text{name}>\_rm\_reset\) to 1.
- **HALFWORD**: Not used.
Protocol Description

Hardware Triggers

If a Virtual Socket Manager is configured to have hardware triggers, it has a vector input signal, \texttt{vsm\_<name>\_hw\_triggers}. Each bit in this signal is processed independently, and maps directly to a trigger identifier of the same number. For example:

- \texttt{vsm\_<name>\_hw\_triggers[0]} maps to trigger 0
- \texttt{vsm\_<name>\_hw\_triggers[1]} maps to trigger 1
- etc.

Trigger \(N\) occurs when \texttt{vsm\_<name>\_hw\_triggers[N]} synchronously transitions from 0 to 1. Triggers cannot be cancelled after they occur. After one clock cycle, \texttt{vsm\_<name>\_hw\_triggers[N]} can return to 0 and trigger \(N\) will still be pending in the Virtual Socket Manager.

When trigger \(N\) occurs, the Virtual Socket Manager records that fact and the trigger becomes available for processing. The trigger is ignored if it occurs again before the previous activation is selected for processing. Only one instance of a trigger activation is stored.

Figure 3-1 shows an example of the hardware triggers in operation. Note that the clock cycle numbers are just for illustration and do not relate to any fixed latency.

- At clock 3, a transition from 0 to 1 on \texttt{vsm\_<name>\_hw\_triggers[0]} is seen and this is recorded internally on Triggers Pending[0].
- At clock 4, a transition from 0 to 1 on \texttt{vsm\_<name>\_hw\_triggers[1]} is seen and this is recorded internally on Triggers Pending[1].
- At clock 6, the Virtual Socket Manager starts processing trigger 0. Triggers Pending[0] changes to 0 which means a new trigger 0 could be captured.
At clock 9, a transition from 0 to 1 on vsm_<name>_hw_triggers[1] is seen. However, Triggers Pending[1] is already 1, so the new trigger 1 is ignored.

At clock 51, the Virtual Socket Manager stops processing trigger 0 and starts on trigger 1 which has been pending since clock cycle 5. Triggers Pending[1] changes to 0 which means a new trigger 1 could be captured.

This trigger arrives at clock cycle 53, where vsm_<name>_hw_triggers[1] transitions from 0 to 1. Because trigger 1 is not pending, it is captured again.

At this stage, trigger 1 is both pending and being processed. When the Reconfigurable Module mapped to trigger 1 loads, the Virtual Socket Manager immediately starts to remove it and process the pending trigger, which will load the same Reconfigurable Module. Loading an already loaded Reconfigurable Module might be useful in certain circumstances so the Partial Reconfiguration Controller allows it. Proper trigger management can avoid this situation if it is not desired.

Reconfigurable Module Hardware and Software Shutdown

Some Reconfigurable Modules might need to be shut down before they are removed from the device. This would be required if arbitrarily removing a Reconfigurable Module could cause deadlock or other system issues. The exact nature of the shutdown required is specific to each Reconfigurable Module. The Partial Reconfiguration Controller provides a handshaking protocol to manage the process, but the actual shutdown mechanism must be provided by the system designer.

Figure 3-2 shows the protocol. vsm_<name>_rm_shutdown_req is set to 1 by the Partial Reconfiguration Controller when the Reconfigurable Module is scheduled for removal. The Reconfigurable Module should put itself into a safe state as soon as possible. There is no time limit for this to occur. When the Reconfigurable Module is ready to be removed, it must set vsm_<name>_rm_shutdown_ack to 1.

Additionally, software might also need to shut down before a Reconfigurable Module is removed. For example, a device driver might need to be unloaded. The Partial Reconfiguration Controller provides the vsm_<name>_sw_shutdown_req signal to aid this process. This can be attached to an interrupt controller, or any other scheme the design has for communicating with software. Figure 3-3 shows the protocol. When the Reconfigurable...
Module is being removed, $vsm_{<name>}_sw\_shutdown\_req$ is set to 1. The software should put itself into a safe state as soon as possible. There is no time limit for this to occur. When the software is ready for the Reconfigurable Module to be removed, it must send the **Proceed** command to the Virtual Socket Manager.

![Diagram of Software Shutdown](image)

*Figure 3-3: Software Shutdown of a Reconfiguration Module*

The shutdown behavior is configurable on a per Reconfigurable Module basis.

**Reconfigurable Module Software Startup**

After a Reconfigurable Module is loaded, but before it is reset (optional) and before decoupling is released, software might need to load device drivers. The Partial Reconfiguration Controller provides the $vsm_{<name>}_sw\_startup\_req$ signal to aid this process. This signal can be attached to an interrupt controller, or any other scheme the design has for communicating with software. *Figure 3-4* shows the protocol. When the Reconfigurable Module is loaded, $vsm_{<name>}_sw\_startup\_req$ is set to 1. The software should do what is needed to be ready for the Reconfigurable Module becoming operational. There is no time limit on this. When the software is ready for the Reconfigurable Module to be started, it must send the **Proceed** command to the Virtual Socket Manager CONTROL register using the AXI4-Lite interface. For more information, see **Proceed Command**.

![Diagram of Software Startup](image)

*Figure 3-4: Software Startup of a Reconfigurable Module*

The start-up behavior is configurable on a per Reconfigurable Module basis.
ICAP Sharing Protocol

The Partial Reconfiguration Controller uses a simple protocol to arbitrate for access to the ICAP port. The IP sets `cap_req` to 1 on every clock cycle where it has data to transfer to the ICAP. Data transfer occurs only when the arbiter sets `cap_gnt` to 1 as well. The arbiter needs to keep `cap_gnt` as 1 until `cap_req` becomes 0.

The arbiter can set `cap_rel` to 1 to signal that something else requires access to the ICAP. The Partial Reconfiguration Controller completes any bitstream load that is in progress, and then sets `cap_req` to 0. `cap_rel` should be asserted by the arbiter on every clock cycle where something else is requesting access to the ICAP. When set to 1, this signal should remain at 1 until `cap_req` returns to 0.

If arbitration is not required, `cap_gnt` should be hardwired to 1, and `cap_rel` should be hardwired to 0 when the core is instantiated in the design.

Decoupling

Each Virtual Socket Manager has an active-high output signal called `vsm_<name>_rm_decouple`. This signal is provided to control user supplied decoupling logic. It is asserted high under the following conditions:

1. When the Virtual Socket is empty.
2. When the Virtual socket Manager is loading a new Reconfigurable Module. This starts once the Hardware and Software shutdown steps are complete and continues until the Software Startup step is complete. These steps are optional. If they are disabled, `vsm_<name>_rm_decouple` is asserted and deasserted at the points where they would have completed had they been enabled.

It is deasserted at all other times. As shown Figure 3-7, Figure 3-9, and Figure 3-10, `vsm_<name>_rm_decouple` does not change when the PRC is reset.
The following waveforms show the behavior of \texttt{vsm_<name>\_rm\_decouple}.

To reduce the size of the waveforms:

- \texttt{vsm_<name>\_} has been omitted from signal names.
- The number of clock cycles spent in each state has been kept small and made constant. In reality, each state can last an indeterminate amount of time.
- \texttt{Command} represents a command sent to the VSM using the AXI4-Lite interface or the VSM’s AXI4-Stream Control channel.
- The \texttt{Load RM} state includes loading the Clearing Bitstream if the device being controlled is an Ultrascale device.

\textbf{Figure 3-6} Shows the behavior of \texttt{vsm_<name>\_rm\_decouple} during a Reconfigurable Module load when all optional shutdown and startup steps are enabled.

\textit{Note:} \texttt{vsm_<name>\_rm\_decouple} stays asserted while software for the new Reconfigurable Module is being set up. This is to stop the Reconfigurable Module operating before the system is ready.

\textbf{Figure 3-7} shows \texttt{vsm_<name>\_rm\_decouple} during a core reset while the Virtual Socket Manager is full. Optional Reconfigurable Module startup steps are enabled.
Figure 3-8 shows the behavior of \texttt{vsm_<name>_rm_decouple} during a Reconfigurable Module load when all optional shutdown and startup steps are disabled.

![Figure 3-8: \texttt{vsm_<name>_rm_decouple} during a Reconfigurable Module load operation when all optional steps are disabled](image)

As shown in Figure 3-9 and Figure 3-10, \texttt{vsm_<name>_rm_decouple} is unaffected by a Partial Reconfiguration Controller reset.

Figure 3-9 shows an empty Virtual Socket Manager \((\texttt{vsm_<name>_rm_decouple} = 1)\) during a core reset.

![Figure 3-9: \texttt{vsm_<name>_rm_decouple} during a core reset while the Virtual Socket Manager is empty](image)

Figure 3-10 shows a full Virtual Socket Manager \((\texttt{vsm_<name>_rm_decouple} = 0)\) during a core reset.

![Figure 3-10: \texttt{vsm_<name>_rm_decouple} during a core reset while the Virtual Socket Manager is full. (Optional Reconfigurable Module startup steps are disabled.)](image)
If a Virtual Socket Manager is put into the shutdown state, vsm_<name>_rm_decouple maintains its value. However, it becomes controllable through the control register at this point and can be changed using the control interface. This means it could be deasserted even if the Virtual Socket Manager is empty, or asserted even if the Virtual Socket Manager is full. When the Virtual Socket Manager re-enters the active state, vsm_<name>_rm_decouple will assert if the Virtual Socket Manager is empty, and deassert if the Virtual Socket Manager is full, regardless of what it was set to by the control interface during shutdown.

**RM_RESET**

Each Virtual Socket Manager has an output signal called vsm_<name>_rm_reset. This signal is provided to reset Reconfigurable Modules just after they are loaded. Its enablement, active value and duration are configurable for each Reconfigurable Module. It is only asserted under three conditions:

1. Just after a Reconfigurable Module is loaded, if reset is enabled for that Reconfigurable Module.
2. When the core has been reset, the Virtual Socket Manager is full, reset is enabled for that Reconfigurable Module, and Skip Startup After Reset is disabled.
3. When the Virtual Socket Manager is in the shutdown state and vsm_<name>_rm_reset is directly manipulated through one of the control interfaces.

If software startup is enabled then this occurs before the Reconfigurable Module is reset. vsm_<name>_rm_reset is deasserted at all other times. It does not change when the Partial Reconfiguration Controller is reset.

The following waveforms show the behavior of vsm_<name>_rm_reset.

To reduce the size of the waveforms:

- **vsm_<name>** has been omitted from signal names.
- The number of clock cycles spent in each state has been kept small and made constant. In reality, each state can last an indeterminate amount of time.
- **Command** represents a command sent to the VSM using the AXI4-Lite interface or the VSM’s AXI4-Stream Control channel.
- The **Load RM** state includes loading the Clearing Bitstream if the device being controlled is an Ultrascale device.
Figure 3-11 Shows the behavior of vsm_<name>_rm_decouple during a Reconfigurable Module load when all optional shutdown and startup steps are enabled.

Note: vsm_<name>_rm_reset asserts immediately after rm_decouple deasserts. If the Reconfigurable Module requires an edge sensitive reset rather than a level sensitive reset then additional work may be required to ensure the Reconfigurable Module sees the edge. One option is to ensure that the Reconfigurable Module’s clock and reset lines are not decoupled. Another option is to delay the vsm_<name>_rm_reset by a clock cycle in the system to ensure that the Reconfigurable Module sees vsm_<name>_rm_reset deasserted for at least 1 clock cycle before it asserts.

Figure 3-12 shows vsm_<name>_rm_reset being asserted during the startup steps after a core reset. These steps are optional. If the Virtual Socket Manager is configured to skip these steps after reset, vsm_<name>_rm_reset is not asserted.

vsm_<name>_rm_reset is unaffected by a Partial Reconfiguration Controller reset, and will take on a deasserted level at power-on if the Virtual Socket is full. There is one
exception to this rule which may cause vsm_<name>_rm_reset to be asserted erroneously after the initial power-on reset.

The vsm_<name>_rm_reset signal is deasserted in the power-on configuration based on the Reset Type value programmed using the core's Customize IP dialog box, or the core's set_property command. The Reset Type value for each Reconfigurable Module can also be programmed directly in the routed netlist using the steps described in Customizing the Core Post Implementation. Programming the netlist directly changes the values stored in the Virtual Socket Manager’s registers for this Reconfigurable Module but it does not change the initialization values used by the Virtual Socket Manager. These do not change until the Virtual Socket Manager retrieves the information for the loaded Reconfigurable Module from memory, which occurs approximately 6 clock cycles after reset is released. If the Reset Type of the power-on Reconfigurable Module is programmed directly into the netlist with a different value from that used to originally configure the core, the Virtual Socket Manager continues to use the original value until the updated values are retrieved after reset.

For example:

1. The core’s Customize IP dialog box is used to inform the Virtual Socket Manager that the power-on Reconfigurable Module has an active high reset. The Virtual Socket Manager will be generated to set vsm_<name>_rm_reset to 0 (deasserted).

2. The core’s API is used to change the Virtual Socket Manager directly in the netlist to tell it that the power-on Reconfigurable Module has an active low reset.

3. When the Virtual Socket Manager exits power-on reset, vsm_<name>_rm_reset will remain at 0 for approximately 6 clock cycles because it was originally configured to have a Reconfigurable Module with an active high reset. The Reconfigurable Module will be inadvertently reset during this time.
Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 2]

Customizing and Generating the Core

This section includes information about using Xilinx tools to customize and generate the core in the Vivado® Design Suite.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 1] for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the **Customize IP** command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 2] and the *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 5].

*Note:* Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). The layout depicted here might vary from the current version.
Validation Tab

This tab is available on the left of the Customize IP dialog box and shares space with the IP Symbol tab, the Address Map tab, and the Trigger Mapping tab. This tab is displayed by default. The Validation tab lists any errors that remain with the current configuration. The core cannot be generated until all listed errors are fixed. When the configuration contains no errors, the text “There are no errors” displays in the tab.

Address Map Tab

This tab is available on the left of the Customize IP dialog box and shares space with the IP Symbol tab, the Trigger Mapping tab, and the Validation tab. The Address Map tab provides information about the structure of the AXI Lite address, and provides the name and address of each register in the Partial Reconfiguration Controller.

Trigger Mapping Tab

This tab is available on the left of the Customize IP dialog box and shares space with the IP Symbol tab, the Address Map tab, and the Validation tab. The Trigger Mapping tab provides an overview of the trigger mapping that is configured for the selected Virtual Socket.

Global Options

This tab is available on the right of the Customize IP dialog box and shares space with the Virtual Socket Options tab. The Global Options tab is used to configure the parts of the core that do not depend on the number of Virtual Socket Managers, or their configuration. The following options are available:

- **Enable the AXI Lite Interface**: Enables or disables the AXI4-Lite register interface.
- **Reset Active Level**: Configures the core to respond to an active-High or an active-Low reset.
- **Managed Device Type**: Select the type of device to be managed by the core. This is the device where the Virtual Sockets and connected ICAP primitive reside.
- **FIFO Depth**: The depth of the FIFO in the fetch path. Valid values are 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, and 131072. The value 16 is only available when the number of **CDC Stages** is set to 2 or 3.
- **FIFO Implementation**: Configures the FIFO in the fetch path to use Block RAMs or Distributed RAMs.
- **CDC Stages**: The number of synchronization stages to use when crossing between clock domains. Valid values are 2, 3, 4, 5, and 6. Using 4, 5, or 6 requires a minimum FIFO depth of 32 entries.
Chapter 4: Design Flow Steps

Virtual Socket Manager Options

This tab is available on the right of the Customize IP dialog box and shares space with the Global Options tab. The Virtual Socket Manager Options tab is used to configure a single Virtual Socket Manager, along with a single Reconfigurable Module within the Virtual Socket Manager. The Virtual Socket Manager and Reconfigurable Module to be configured can be selected using drop-down controls.

Figure 4-1 and Figure 4-2 shows the Virtual Socket Manager Options. The tab is split into four areas:

1. Control Buttons
2. Virtual Socket Manager Options
3. Reconfigurable Module Options
4. Trigger Options

Figure 4-1: Virtual Socket Manager Options When Managing a 7 Series Device
**Control Buttons**

There are four control buttons available, three of which are automatically hidden when not required:

- **New Virtual Socket Manager**: Click this button to add a new Virtual Socket Manager to the core.

- **New Reconfigurable Module**: Click this button to add a new Reconfigurable Module to the currently selected Virtual Socket Manager. This button is only available when a Virtual Socket Manager is selected.

- **Delete Virtual Socket Manager**: Click this button to delete the currently selected Virtual Socket Manager. This button is only available when a Virtual Socket Manager is selected.

- **Delete Reconfigurable Module**: Click this button to delete the currently selected Reconfigurable Module from the currently selected Virtual Socket Manager. This button is only available when a Reconfigurable Module is selected.

**Virtual Socket Manager Options**

- **Virtual Socket Manager to Configure**: Use this drop-down list to select the Virtual Socket Manager to configure.

- **Enter a new name**: [Optional] Enter a new name for the Virtual Socket Manager here. The name must satisfy the following rules:
  - Contains only letters, numbers, or "_" (underscore).
  - Does not start or end with "_" (underscore).
- Does not contain "__" (double underscore).

**Note:** The name change only takes effect when you click another control in the GUI, or press the Tab key.

- **Has Status Channel:** Enables or disables the AXI4-Stream status channel for the selected Virtual Socket Manager.

- **Has Control Channel:** Enables or disables the AXI4-Stream control channel for the selected Virtual Socket Manager.

- **Start in Shutdown:** Select this option if the selected Virtual Socket Manager should start in the shutdown state.

- **Shutdown on Error:** Select this option if the selected Virtual Socket Manager should enter the shutdown state if an error is detected.

- **Skip RM Startup After Reset:** When the Virtual Socket Manager exits reset, it executes the Reconfigurable Module start-up steps (reset and/or software start-up) if a Reconfigurable Module is loaded. Select this option to skip those steps after a reset.

- **Has PoR RM:** Select this option and select the appropriate Reconfigurable Module if the initial configuration bitstream for the device contains a Reconfigurable Module in this Virtual Socket.

**Note:** This option is mandatory (1) when the device being managed is an UltraScale device. The value is automatically set to true, and Customize IP parameter is disabled in this case.

- **Number of RMs allocated:** Specify how much space should be allocated to store information about Reconfigurable Modules in the Virtual Socket Manager. This is required if you intend to add more Reconfigurable Modules in the field using the AXI4-Lite interface. This value is automatically rounded up to a power of two.

**Reconfigurable Module Options**

- **Reconfigurable Module to Configure:** Use this drop-down list to select the Reconfigurable Modules in the selected Virtual Socket Manager to configure.

- **Enter a new name:** [Optional] Enter a new name for the Reconfigurable Module here. The name must satisfy the following rules:
  - Contains only letters, numbers or "_" (underscore).
  - Does not start or end with "_" (underscore).

---

1. A Reconfigurable Partition in a static bitstream can be implemented as a black box or a pseudo black box (See **Vivado Design Suite User Guide: Partial Reconfiguration (UG909)** [Ref 3]). When the device being managed is a 7 series device, this option can be ignored by the Partial Reconfiguration Controller core if the system has no need to ever revert the Reconfigurable Partition back to being a black box. However, when the device being managed is an UltraScale device, the black box's clearing bitstream must be loaded before another Reconfigurable Module can be loaded, so the black box must be defined as a Reconfigurable Module in the core. If there is no need to ever revert the Reconfigurable Partition back to being a black box, the address and size information for this Reconfigurable Module's partial bitstream can be left at 0. In this case, it should not be mapped to a trigger.
• Does not contain "__" (double underscore).

Note: The name change only takes effect when you click another control in the GUI.

• Shutdown Type:
  - **Not Required**: The Reconfigurable Module does not need to be informed that it will be removed.
  - **Hardware Only**: The Reconfigurable Module needs to be informed that it will be removed, but there is no software that needs to be informed.
  - **HW then SW**: The Reconfigurable Module needs to be informed that it will be removed, and the software needs to be informed as well. The Reconfigurable Module should be informed first.
  - **SW then HW**: The Reconfigurable Module needs to be informed that it will be removed, and software needs to be informed as well. The software should be informed first.

For more information, see Reconfigurable Module Hardware and Software Shutdown, page 37.

• Startup Type:
  - **Not Required**: The system software does not need to be informed that the Reconfigurable Module has been loaded.
  - **Software Only**: The system software needs to be informed that the Reconfigurable Module has been loaded.

For more information, see Reconfigurable Module Software Startup, page 38.

• Reset Type:
  - **Not Required**: The Reconfigurable Module does not need to be reset after it has been loaded.
  - **Active High**: The Reconfigurable Module needs to be reset with an active-High signal after it has been loaded.
  - **Active Low**: The Reconfigurable Module needs to be reset with an active-Low signal after it has been loaded.

• **Duration of Reset**: This control is only enabled if the Reconfigurable Module requires an active-High or active-Low reset. It is used to specify how many clock cycles the Reconfigurable Modules reset should be asserted. The maximum reset duration is 256 clock cycles.

• **Bitstream 0 Address**: The address of this Reconfigurable Module bitstream in the configuration library interface. This must be aligned to a 32-bit word boundary (bottom two bits must be 0).
Chapter 4: Design Flow Steps

- **Bitstream 0 Size**: The size (in bytes) of this Reconfigurable Module bitstream in the configuration library interface. This must be a multiple of 32 bits (bottom two bits of the size must be 0).

- **Bitstream 0 is a Clearing Bitstream**: Click this option if this bitstream is a clearing bitstream. This option is only available when the device to be managed is an UltraScale device.

- **Bitstream 1 Address**: The address of this Reconfigurable Module bitstream in the configuration library interface. This must be aligned to a 32-bit word boundary (bottom two bits must be 0). This option is only available when the device to be managed is an UltraScale device.

- **Bitstream 1 Size**: The size (in bytes) of this Reconfigurable Module bitstream in the configuration library interface. This must be a multiple of 32 bits (bottom two bits of the size must be 0). This option is only available when the device to be managed is an UltraScale device.

- **Bitstream 1 is a Clearing Bitstream**: Click this option if this bitstream is a clearing bitstream. This option is only available when the device to be managed is an UltraScale device.

**Trigger Options**

- **Number of Hardware Triggers**: Specify the number of triggers in the Virtual Socket Manager that can be activated from dedicated hardware signals. For more information, see Hardware Triggers, page 36.

- **Number of Triggers Allocated**: Specify the number of triggers that this Virtual Socket Manager has.

- **First Trigger to display**: A Virtual Socket Manager can contain many more triggers than it is efficient to display in the Customize IP dialog box. A maximum of four triggers are shown at any one time, with the first trigger shown selected by this drop-down list.

- **Trigger ID**: [Read only] The identifier of the trigger in each row of the table.

- **Reconfigurable Module to Load**: The Reconfigurable Module to load when the Trigger ID trigger is seen for this Virtual Socket Manager.

- **Lock the Trigger**: Used to control whether the trigger is locked to the specified Reconfigurable Module, or whether it will change when Reconfigurable Modules are added or removed.

By default, trigger $T$ loads the Reconfigurable Module with identifier $T$, modulus the number of Reconfigurable Modules in the Virtual Socket Manager. This means that, by default, every trigger maps to a defined Reconfigurable Module, and all Reconfigurable Modules can be triggered. Adding a new Reconfigurable Module causes the triggers to remap without any intervention.
To override this for a trigger, lock it to the value selected by the **Reconfigurable Module to Load** option. When a trigger is locked, it will not change if new Reconfigurable Modules are added. If a trigger’s Reconfigurable Module is subsequently deleted, the trigger will unlock (if locked) and revert to using its default value.

**User Parameters**

*Table 4-1* shows the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl console).

<table>
<thead>
<tr>
<th><strong>Table 4-1: Customization Parameters to User Parameter Relationship</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Vivado IDE Parameter/Value</strong></td>
</tr>
<tr>
<td>Enable the AXI Lite Interface</td>
</tr>
<tr>
<td>Reset Active Level</td>
</tr>
<tr>
<td>FIFO Depth</td>
</tr>
<tr>
<td>FIFO Implementation</td>
</tr>
<tr>
<td>Block RAM</td>
</tr>
<tr>
<td>Distributed RAM</td>
</tr>
<tr>
<td>Managed Device Type</td>
</tr>
<tr>
<td>CDC Stages</td>
</tr>
<tr>
<td>Virtual Socket to Configure</td>
</tr>
<tr>
<td>Enter a New Name (for Virtual Socket Manager)</td>
</tr>
<tr>
<td>Has Status Channel</td>
</tr>
<tr>
<td>Has Control Channel</td>
</tr>
<tr>
<td>Start in Shutdown</td>
</tr>
<tr>
<td>Shutdown on Error</td>
</tr>
<tr>
<td>Skip RM Startup After Reset</td>
</tr>
<tr>
<td>Has PoR RM</td>
</tr>
<tr>
<td>Number of RMs allocated</td>
</tr>
<tr>
<td>Reconfigurable Module to Configure</td>
</tr>
</tbody>
</table>
Table 4-1: Customization Parameters to User Parameter Relationship (Cont’d)

<table>
<thead>
<tr>
<th>Vivado IDE Parameter/Value</th>
<th>User Parameters/Value</th>
<th>Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enter a New Name (for Reconfigurable Module)</td>
<td>No equivalent User Parameter The name of each Reconfigurable Module is specified as part of the user parameter name (shown as &lt;rmname&gt; below)</td>
<td></td>
</tr>
<tr>
<td>Shutdown Type</td>
<td>VS.&lt;vsname&gt;.RM.&lt;rmname&gt;.SHUTDOWN_REQUIRED</td>
<td>no</td>
</tr>
<tr>
<td>Not Required</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>Hardware Only</td>
<td>hw</td>
<td></td>
</tr>
<tr>
<td>HW then SW</td>
<td>hw/sw</td>
<td></td>
</tr>
<tr>
<td>SW then HW</td>
<td>sw/hw</td>
<td></td>
</tr>
<tr>
<td>Startup Type</td>
<td>VS.&lt;vsname&gt;.RM.&lt;rmname&gt;.STARTUP_REQUIRED</td>
<td>no</td>
</tr>
<tr>
<td>Not Required</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>Software Only</td>
<td>sw</td>
<td></td>
</tr>
<tr>
<td>Reset Type</td>
<td>VS.&lt;vsname&gt;.RM.&lt;rmname&gt;.RESET_REQUIRED</td>
<td>no</td>
</tr>
<tr>
<td>Not Required</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>Active High</td>
<td>high</td>
<td></td>
</tr>
<tr>
<td>Active Low</td>
<td>low</td>
<td></td>
</tr>
<tr>
<td>Duration of Reset</td>
<td>VS.&lt;vsname&gt;.RM.&lt;rmname&gt;.RESET_DURATION</td>
<td>1</td>
</tr>
<tr>
<td>Bitstream Address</td>
<td>VS.&lt;vsname&gt;.RM.&lt;rmname&gt;.BS.&lt;bsid&gt;.ADDRESS[^1]</td>
<td>0</td>
</tr>
<tr>
<td>Bitstream Size</td>
<td>VS.&lt;vsname&gt;.RM.&lt;rmname&gt;.BS.&lt;bsid&gt;.SIZE[^1]</td>
<td>0</td>
</tr>
<tr>
<td>Bitstream is Clearing</td>
<td>VS.&lt;vsname&gt;.RM.&lt;rmname&gt;.BS.&lt;bsid&gt;.CLEAR[^1]</td>
<td>0</td>
</tr>
<tr>
<td>Number of Hardware Triggers</td>
<td>VS.&lt;vsname&gt;.NUM_HW_TRIGGERS</td>
<td>0</td>
</tr>
<tr>
<td>Number of Triggers Allocated</td>
<td>VS.&lt;vsname&gt;.NUM_TRIGGERS_ALLOCATED</td>
<td>2</td>
</tr>
<tr>
<td>First Trigger to Display</td>
<td>No equivalent User Parameter</td>
<td></td>
</tr>
<tr>
<td>Trigger ID</td>
<td>No equivalent User Parameter See &quot;Reconfigurable Module to Load&quot;</td>
<td></td>
</tr>
<tr>
<td>Reconfigurable Module to Load</td>
<td>VS.&lt;vsname&gt;.TRIGGER&lt;trigger_id&gt;_TO_RM</td>
<td>trigger_id mod Number of Reconfigurable Modules defined in the Virtual Socket Manager</td>
</tr>
<tr>
<td>Lock the Trigger</td>
<td>No equivalent User Parameter Only triggers that have non-default values need to be specified, which has the effect of locking that trigger</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. <bsid> can only be 0 when the device to be managed is a 7 series device, and <bsid> can be 0 or 1 when the device being managed is an UltraScale device.
**Configuring Tcl User Parameters**

The Partial Reconfiguration Controller can be configured from the Tcl command line by setting properties directly. A custom `set_property` command is required. The following command has to be executed in the Vivado Tcl command line to access `prc_v1_0::set_property`:

```tcl
source [get_property REPOSITORY \[get_ipdefs *prc:1.0]]/xilinx/prc_v1_0/tcl/api.tcl -notrace
```

**Note:** This can be placed in the Vivado Design Suite initialization file for ease of use.
Example:

```bash
create_ip -name prc -vendor xilinx.com -library ip -module_name dut
prc_v1_0::set_property -dict [list \
  CONFIG.HAS_AXI_LITE_IF 0 \ 
  CONFIG.RESET_ACTIVE_LEVEL 1 \ 
  CONFIG.CP_FIFO_DEPTH 16 \ 
  CONFIG.CP_FIFO_TYPE lutram \ 
  CONFIG.VS0.HAS_AXIS_STATUS 0 \ 
  CONFIG.VS0.HAS_AXIS_CONTROL 0 \ 
  CONFIG.VS0.NUM_TRIGGERS_ALLOCATED 4 \ 
  CONFIG.VS0.NUM_HW_TRIGGERS 4 \ 
  CONFIG.VS0.NUM_RMS_ALLOCATED 2 \ 
  CONFIG.VS0.POR_RM 0 \ 
  CONFIG.VS0.SKIP_RM_STARTUP_APTER_RESET 0 \ 
  CONFIG.VS0.START_IN_SHUTDOWN 0 \ 
  CONFIG.VS0.SHUTDOWN_ON_ERROR 0 \ 
  CONFIG.VS0.RM0.SHUTDOWN_REQUIRED no \ 
  CONFIG.VS0.RM0.STARTUP_REQUIRED no \ 
  CONFIG.VS0.RM0.RESET_REQUIRED high \ 
  CONFIG.VS0.RM0.RESET_DURATION 3 \ 
  CONFIG.VS0.RM0.BS.0.ADDRESS 0xAE9DF4 \ 
  CONFIG.VS0.RM0.BS.0.SIZE 375300 \ 
  CONFIG.VS0.RM1.SHUTDOWN_REQUIRED sw/hw \ 
  CONFIG.VS0.RM1.STARTUP_REQUIRED sw \ 
  CONFIG.VS0.RM1.RESET_REQUIRED high \ 
  CONFIG.VS0.RM1.RESET_DURATION 10 \ 
  CONFIG.VS0.RM1.BS0.ADDRESS 0xB45840 \ 
  CONFIG.VS0.RM1.BS0.SIZE 375300 \ 
  CONFIG.VS1.HAS_AXIS_STATUS 0 \ 
  CONFIG.VS1.HAS_AXIS_CONTROL 0 \ 
  CONFIG.VS1.NUM_TRIGGERS_ALLOCATED 4 \ 
  CONFIG.VS1.NUM_HW_TRIGGERS 4 \ 
  CONFIG.VS1.NUM_RMS_ALLOCATED 2 \ 
  CONFIG.VS1.POR_RM 1 \ 
  CONFIG.VS1.SKIP_RM_STARTUP_APTER_RESET 0 \ 
  CONFIG.VS1.START_IN_SHUTDOWN 0 \ 
  CONFIG.VS1.SHUTDOWN_ON_ERROR 0 \ 
  CONFIG.VS1.RM0.SHUTDOWN_REQUIRED hw/sw \ 
  CONFIG.VS1.RM0.STARTUP_REQUIRED no \ 
  CONFIG.VS1.RM0.RESET_REQUIRED high \ 
  CONFIG.VS1.RM0.RESET_DURATION 16 \ 
  CONFIG.VS1.RM0.BS0.ADDRESS 0xBA128C \ 
  CONFIG.VS1.RM0.BS0.SIZE 404792 \ 
  CONFIG.VS1.RM1.SHUTDOWN_REQUIRED no \ 
  CONFIG.VS1.RM1.STARTUP_REQUIRED no \ 
  CONFIG.VS1.RM1.RESET_REQUIRED high \ 
  CONFIG.VS1.RM1.RESET_DURATION 32 \ 
  CONFIG.VS1.RM1.BS0.ADDRESS 0xC0400C \ 
  CONFIG.VS1.RM1.BS0.SIZE 404792 \ 
} [get_ips dut]
generate_target {all} [get_ips dut]
```

**RECOMMENDED:** *If prc_v1_0::set_property is called from within a script, Xilinx recommends that you source the script using the -notrace option. Large core configurations can take a substantial amount of time to complete when -notrace is not used.*
Output Generation

The Partial Reconfiguration Controller delivers standard synthesis and simulation models. For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 2].

In addition, a configuration information text file is delivered with the core, and located in:

<ip source dir>/documentation/configuration_information.txt

This text file contains the following information:

- The property values used to configure the core.
- The integer identifiers assigned to the Virtual Socket Manager and the Reconfigurable Modules.
  - The Virtual Socket Manager identifiers are required to access the registers in the Virtual Socket Managers.
  - The Reconfigurable Module identifiers are required to access the correct registers in the Reconfigurable Module information register bank. They are also required if the triggers are reprogrammed at run-time.
- The MSBs and LSBs of the following address fields:
  - Virtual Socket Manager Select
  - Bank Select
  - Register Select
- The address of each register in the generated core.

Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

Required Constraints

This section is not application for this IP core.

Device, Package, and Speed Grade Selections

The Partial Reconfiguration Controller works with 7 series and UltraScale devices.
Clock Frequencies

The ICAP clock has to be constrained to the maximum frequency of the ICAP port, or less. For the maximum frequency for your device family, see the applicable DC and AC switching characteristics data sheet (refer to References in Appendix C).

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 6].

IMPORTANT: For cores targeting 7 series or Zynq®-7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.

Synthesis and Implementation

For details about synthesis and implementation, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 2].
Customizing the Core Post Implementation

The registers in the following Virtual Socket Manager register banks can be configured directly in the static netlist used to configure the device:

- Bank 1: Trigger to Reconfigurable Module Registers
- Bank 2: Reconfigurable Module Information Registers
- Bank 3: Bitstream Information Registers

Customizing the core post implementation can be useful when the partial bitstream sizes are not known when the Partial Reconfiguration Controller is initially configured, or when the final set of Reconfigurable Modules have not been decided when the Partial Reconfiguration Controller is initially configured.

**IMPORTANT:** Changes made to the netlist are not reflected in the original core configuration. Updating the original core configuration could trigger a new implementation run of the entire design.

To customize the core post implementation, type the following commands:

1. Load the Partial Reconfiguration Controller Tcl API.

   ```
   source [get_property REPOSITORY [get_ipdefs *prc:1.0]]/xilinx/prc_v1_0/tcl/api.tcl -notrace
   ```

2. Load the Partial Reconfiguration Controller IP’s configuration.

   - If the Partial Reconfiguration Controller IP definition and the netlist are already open, type this command:
     ```
     set config [get_property CONFIG.ALL_PARAMS [get_ips <IP NAME>]]
     ```
   - Otherwise, type these commands instead:
     ```
     open_project <path to xpr file>
     set config [get_property CONFIG.ALL_PARAMS [get_ips <IP NAME>]]
     close_project
     ```

3. Create a descriptor for the Partial Reconfiguration Controller instance in the netlist you want to modify.

   ```
   set dscr [prc_v1_0::netlist::get_descriptor $config <ip path>]
   ```

**Note:** `<ip path>` is the path to the Partial Reconfiguration Controller instance in the netlist. For example, `i_prc/U0`.

See **Mandatory Commands** for more information.
4. Modify the descriptor as required using the **High Level Commands** or **Low Level Commands**. For example,

   prc_v1_0::netlist::set_trigger dscr vs_shift 0 rm_shift_left
   prc_v1_0::netlist::set_rm_bs_address dscr vs_shift rm_shift_left 0xAE9DF4
   prc_v1_0::netlist::set_rm_bs_size dscr vs_shift rm_shift_left 375300

5. Apply the changes in the descriptor to the Partial Reconfiguration Controller instance in the netlist.

   prc_v1_0::netlist::apply_descriptor dscr

6. Save the netlist in a checkpoint

   write_checkpoint Implement/Config_shift_right_count_up/top_route_design.dcp -force

**TIP:** *An example is provided in Example Usage.*

**Note:** The command descriptions below use the following terms:

- `<descriptor>` A data structure returned by `get_descriptor`.
- `<vsm_name>` The name of the Virtual Socket Manager you want to change.
- `<rm_name>` The name of the Reconfigurable Module you want to change, or in the case of trigger modification, the Reconfigurable Module you want to select.
- `<table_type>` The table holding the Register Bank you want to modify. The valid values are:
  - `trigger_table` Trigger to Reconfigurable Module Registers. For details, see Table 2-7.
  - `rm_bs_index_table` BS Index Registers in the Reconfigurable Module Information Registers. For details, see Table 2-9.
  - `rm_ctrl_table` Control Registers in the Reconfigurable Module Information Registers. For details, see Table 2-10.
  - `bs_id_table` ID Registers in the Bitstream Information Registers. For details, see Table 2-12.
  - `bs_address_table` Address Registers in the Bitstream Information Registers. For details, see Table 2-13.
  - `bs_size_table` Size Registers in the Bitstream Information Registers. For details, see Table 2-14.
Chapter 4: Design Flow Steps

Mandatory Commands

These commands must be run when customizing the core post implementation.

Table 4-2: Mandatory Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
</table>
| get_descriptor <configuration> <path to instance in netlist> | Returns a data structure that is needed by all other commands. 
<configuration> is the value of the IP CONFIG.ALL_PARAMS parameter. You can access this value using get_property CONFIG.ALL_PARAMS [get_ips <ip name>] |
| apply_descriptor <descriptor> | Write the descriptor information back into the netlist. |

Low Level Commands

These commands let you access and modify the tables that implement the register banks directly.

Table 4-3: Low Level Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>get_table_entry &lt;descriptor&gt; &lt;vsm_name&gt; &lt;table_type&gt; &lt;row&gt;</td>
<td>Get the value of the row of the named table in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_table_entry &lt;descriptor&gt; &lt;vsm_name&gt; &lt;table_type&gt; &lt;row&gt; &lt;value&gt;</td>
<td>Set the value of the row of the named table in the Virtual Socket Manager &lt;vsm_name&gt; to &lt;value&gt;. No error checking is performed on this value.</td>
</tr>
<tr>
<td>print_table_entry &lt;descriptor&gt; &lt;vsm_name&gt; &lt;table_type&gt; &lt;row&gt;</td>
<td>Print the value of the row of the named table in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>print_table &lt;descriptor&gt; &lt;vsm_name&gt; &lt;table_type&gt; &lt;row&gt;</td>
<td>Print the entire named table in the Virtual Socket Manager &lt;vsm_name&gt;. Note that this prints the entire memory even if only a subset of the addresses are used. For example, if the design has two triggers allocated, the trigger table will be implemented in a 32 element deep Distributed RAM. All 32 rows will be printed.</td>
</tr>
</tbody>
</table>

High Level Commands

These commands get and set values through an abstraction layer that contains error checking.
### Table 4-4: High Level Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>get_trigger &lt;descriptor&gt; &lt;vsm_name&gt; &lt;trigger_id&gt;</td>
<td>Get the Reconfigurable Module that is selected by the trigger &lt;trigger_id&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_trigger &lt;descriptor&gt; &lt;vsm_name&gt; &lt;trigger_id&gt; &lt;rm_name&gt;</td>
<td>Map the trigger &lt;trigger_id&gt; to the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_shutdown_required &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the shutdown required value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_shutdown_required &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;val&gt;</td>
<td>Set the shutdown required value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_startup_required &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the startup required value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_startup_required &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;val&gt;</td>
<td>Set the startup required value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_reset_required &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the reset required value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_reset_required &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;val&gt;</td>
<td>Set the reset required value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_reset_duration &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the reset duration value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_reset_duration &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;val&gt;</td>
<td>Set the reset duration value for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_bs_address &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the address in memory of the partial bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_bs_address &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;address&gt;</td>
<td>Set the address in memory of the partial bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_bs_size &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the size in memory of the partial bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_bs_size &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;size&gt;</td>
<td>Set the size in memory of the partial bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_clearing_bs_address &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the address in memory of the clearing bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
</tbody>
</table>
### Table 4-4: High Level Commands (Cont’d)

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>set_rm_clearing_bs_address &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;address&gt;</td>
<td>Set the address in memory of the clearing bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_clearing_bs_size &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the size in memory of the clearing bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_clearing_bs_size &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;size&gt;</td>
<td>Set the size in memory of the clearing bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_bs_id &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the identifier of the partial bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_bs_id &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;id&gt;</td>
<td>Set the identifier of the partial bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_clearing_bs_id &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the identifier of the clearing bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_clearing_bs_id &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;id&gt;</td>
<td>Set the identifier of the clearing bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_bs_index &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the BS_INDEX field from the RM_BS_INDEX register for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>set_rm_bs_index &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt; &lt;val&gt;</td>
<td>[ADVANCED] This command is not usually required because the BS_INDEX is automatically set during core configuration and when create_rm is used. Set the BS_INDEX field in the RM_BS_INDEX register to specify which row of the Bitstream Information tables holds the partial bitstream for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
<tr>
<td>get_rm_clearing_bs_index &lt;descriptor&gt; &lt;vsm_name&gt; &lt;rm_name&gt;</td>
<td>Get the CLEAR_BS_INDEX field from the RM_BS_INDEX register for the Reconfigurable Module &lt;rm_name&gt; in the Virtual Socket Manager &lt;vsm_name&gt;.</td>
</tr>
</tbody>
</table>
## Table 4-4: High Level Commands (Cont’d)

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
</table>
| **set_rm_clearing_bs_index** `<descriptor>` `<vsm_name>` `<rm_name>` `<val>` | [ADVANCED] This command is not usually required because the CLEAR_BS_INDEX is automatically set during core configuration and when `create_rm` is used. Set the CLEAR_BS_INDEX field in the RM_BS_INDEX register to specify which row of the BS Information tables holds the clearing bitstream for the Reconfigurable Module `<rm_name>` in the Virtual Socket Manager `<vsm_name>`.

**create_rm** `<descriptor>` `<vsm_name>` `<rm_name>` `[partial_index] [clearing_index]` | Add a new Reconfigurable Module to the Virtual Socket Manager `<vsm_name>`. This maps a Reconfigurable Module with the name `<rm_name>` to the next available Reconfigurable Module identifier (which is the first free row in the Reconfigurable Module Information table). This new Reconfigurable Module's identifier is returned by the function. The index values for the partial bitstream and the clearing bitstream (if required) can be optionally specified. If not specified, the first free rows in the Bitstream Information tables are used. |
Example Usage

The following example can be used as a starting point for your own customization.

```tcl
# Store a copy of the Partial Reconfiguration Controller's original configuration.
# If the netlist to be modified is in an open project along with the
# Partial Reconfiguration Controller IP, the open/close project commands will
# not be needed
#
open_project ./Sources/generated/prc.xpr
set config [get_property CONFIG.ALL_PARAMS [get_ips <IP NAME>]]
close_project

source [get_property REPOSITORY [get_ipdefs *prc:1.0]]/xilinx/prc_v1_0/tcl/api.tcl –notrace

# Change this to point at the core instance in the netlist
set dscr [prc_v1_0::netlist::get_descriptor $config
        "i_prc/U0"
]
prc_v1_0::netlist::set_trigger              dscr vs_shift 0 rm_shift_left
prc_v1_0::netlist::set_trigger              dscr vs_shift 1 rm_shift_right
prc_v1_0::netlist::set_rm_shutdown_required dscr vs_shift rm_shift_left  hw
prc_v1_0::netlist::set_rm_startup_required   dscr vs_shift rm_shift_left  sw
prc_v1_0::netlist::set_rm_reset_required    dscr vs_shift rm_shift_left  low
prc_v1_0::netlist::set_rm_reset_duration    dscr vs_shift rm_shift_left  24
prc_v1_0::netlist::set_rm_bs_address        dscr vs_shift rm_shift_left   0xAE9DF4
prc_v1_0::netlist::set_rm_bs_size           dscr vs_shift rm_shift_left   375300
prc_v1_0::netlist::set_rm_bs_address        dscr vs_shift rm_shift_right  0xB45840
prc_v1_0::netlist::set_rm_bs_size           dscr vs_shift rm_shift_right   375300
prc_v1_0::netlist::set_rm_bs_address        dscr vs_count rm_count_up     0xBA128C
prc_v1_0::netlist::set_rm_bs_size           dscr vs_count rm_count_up       404792
prc_v1_0::netlist::set_rm_bs_address        dscr vs_count rm_count_down   0xC0400C
prc_v1_0::netlist::set_rm_bs_size           dscr vs_count rm_count_down     404792
prc_v1_0::netlist::apply_descriptor         dscr
write_checkpoint Implement/Config_shift_right_count_up/top_route_design.dcp -force
```

Important Notes

- Changes made to the netlist directly are not reflected in the original IP's configuration. Doing so could trigger a new implementation run of the entire design.
- The commands base their knowledge of the Reconfigurable Modules in a Virtual Socket Manager from the Partial Reconfiguration Controller IP's configuration. If a new Reconfigurable Module $A$ is added to the netlist, a new descriptor created and a new Reconfigurable Module $B$ then added, Reconfigurable Module $B$ overwrites Reconfigurable Module $A$ because $A$ was not in the IP's original configuration.
Partial Bitstream Preparation

The following process should be used to create partial bitstreams for use with the Partial Reconfiguration Controller core:

1. Use `write_bitstream` to generate partial bitstreams with a .bit extension

2. Format the partial bitstreams for a 32-bit ICAP but without ICAP bitswapping. The bitswapping is done automatically by the core.

   ```
   write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -loadbit "up 0 <bit file>" <output file>
   ```

   Use the BIN files with the `write_cfgmem` command to create a memory image as follows:

   ```
   write_cfgmem <design specific options> -loaddata "up <address> <bin file>" <output>
   ```

An example command to create a BPI flash image for the KC705 board is:

```
write_cfgmem -force -checksum FF -size 32\  
   -format MCS\  
   -interface BPIx16\  
   -loadbit "up 0 static.bit"\  
   -loaddata "up 00574EFA shift_left_partial.bin\  
      up 005A2C20 shift_right_partial.bin\  
      up 005D0946 count_up_partial.bin\  
      up 00602006 count_down_partial.bin" \  
   pr_prom
```

The addresses used must match the bitstream addresses programmed into the core. Also, the BIN file sizes must match the bitstream sizes programmed into the core. The sizes are available from the file system or the Vivado Tcl command line using this command:

```
file size <partial>.bin
```

Note that this information is required when the core is configured, but is not available until the static and partial bitstreams have been generated. There are several ways to program the core with this information:

- Program the values directly into the netlist using the commands described in Customizing the Core Post Implementation.
- Use the AXI4-Lite interface to program the core at run time.
- Leave the information as zero in the Partial Reconfiguration Controller, implement the entire design, obtain the required values, configure the Partial Reconfiguration Controller with the correct information, and execute a second complete implementation run. This approach is not suitable if the partial bitstream files change size between runs. This can occur if bitstream compression is enabled, or if you change any of the following:
  - the composition of the Pblocks of the Reconfigurable Partition.
  - the bitstream generation options, such as, per-frame CRC.
Appendix A

Migrating and Upgrading

This appendix contains information about migrating a design from the ISE® Design Suite to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

Migrating to the Vivado Design Suite

For information about migrating to the Vivado Design Suite, see the ISE to Vivado Design Suite Migration Guide (UG911) [Ref 7].

Upgrading in the Vivado Design Suite

This section is not applicable for this core.
Appendix B

Debugging

This appendix includes details about resources available on the Xilinx® Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the Partial Reconfiguration Controller, the Xilinx Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the Partial Reconfiguration Controller. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx Documentation Navigator.

Download the Documentation Navigator from the Downloads page. For more information, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.
Master Answer Record for the Partial Reconfiguration Controller

AR: 62044

Technical Support

Xilinx provides technical support in the Xilinx Support web page for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

• Implement the solution in devices that are not defined in the documentation.
• Customize the solution beyond that allowed in the product documentation.
• Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

Debug Tools

Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

• ILA 2.0 (and later versions)
• VIO 2.0 (and later versions)

See the Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 8].
Hardware Debug

If the Partial Reconfiguration Controller does not load a new Reconfigurable Module, the following tips might be useful in debugging the issue:

- Visually check that the core is not being held in reset. The reset level is programmable and needs to match the active level of your design’s reset.

- Enable the AXI4-Stream status channel on the failing Virtual Socket Manager. This allows live monitoring of the Virtual Socket Manager’s operation. It can be very useful to add ILAs here, on the Configuration Library interface, and on the ICAP interface.

- Make sure the failing Virtual Socket Manager is not in the Shutdown state. A bit in the status information will tell you this. If the Virtual Socket Manager is in the Shutdown state, bring it out of shutdown using the appropriate Restart command.

- Make sure the registers are programmed correctly. The incoming trigger selects a row in the Trigger to Reconfigurable Module register bank which gives the row number in the Reconfigurable Module Information register bank to use. The RM_BS_INDEX register in this row provides the row number in the Bitstream Information register bank to use. The registers in this row provide the size and address in memory of the bitstream to be loaded. These are set correctly when the core is generated, but can be incorrect if programmed through the AXI Lite interface.
  - An ILA on the Configuration Library interface can help here. m_axi_mem_araddr gives the address from which the Virtual Socket Manager is trying to fetch the bitstream.

- Make sure the bitstreams are loaded into the memory addresses programmed into the core.
  - An ILA on the Configuration Library interface can help here. m_axi_mem_rdata contains the bitstream data read from memory. This should quickly contain the sync word 0xAA995566 (31:0).
  - Use the Linux command xxd -c 4 to convert the BIN file to a HEX file. The data seen on m_axi_mem_rdata should match the HEX data directly.

- Make sure the bitstream sizes programmed into the core are the sizes in bytes, not words.

- Make sure the bitstreams are formatted correctly for the core.
  - Bitstreams must be created as described in Partial Bitstream Preparation.
  - An ILA on the Configuration Library interface can help here. m_axi_mem_rdata contains the bitstream data read from memory. This should quickly contain the sync word 0xAA995566 (31:0).
Appendix B: Debugging

- Check the ICAP interface using an ILA.
  - If an arbiter is implemented, make sure it grants access to the ICAP.
  - If an arbiter is not implemented, make sure the CAP_GNT port is tied to 1 and the CAP_REL port is tied to 0.
- Check the status channel for errors.
- Check that the Virtual Socket Manager is not waiting for:
  - a shutdown acknowledge response from the Reconfigurable Module or from the software, or
  - a startup acknowledge response from the software.
Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

References

These documents provide supplemental material useful with this product guide:

4. Vivado Design Suite Tutorial: Partial Reconfiguration ([UG947](#))
7. *ISE to Vivado Design Suite Migration Guide* ([UG911](#))
10. *Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics* ([DS181](#))
11. *Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics* ([DS182](#))
12. *Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics* ([DS183](#))
14. *Zynq-7000 All Programmable SoC (Z-7030, Z-7045, and Z-7100): DC and AC Switching Characteristics Data Sheet* ([DS191](#))
Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>04/06/2016</td>
<td>1.0</td>
<td>• “Unsupported Features” section updated to clarify encrypted bitstream support</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• “Decoupling” section added to document the revised vsm_&lt;name&gt;_rm_decouple behavior</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• “RM_RESET” section added to document the revised vsm_&lt;name&gt;_rm_reset behavior</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Modified the “Status Register” description (Table 2-4) to include a new state (011)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified the maximum duration of vsm_&lt;name&gt;_rm_reset as 256 clock cycles</td>
</tr>
<tr>
<td>11/18/2015</td>
<td>1.0</td>
<td>Added support for UltraScale+ families.</td>
</tr>
<tr>
<td>04/01/2015</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>

Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.

© Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.