Resource Utilization for 10G Ethernet Subsystem v3.1

Vivado Design Suite Release 2017.3

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
base_kr
MAC_and_BASER_32
SupportLevel
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -2 axi_10g_ethernet_k7_1 BASE-R 32bit 1 4502 5067 2085 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 axi_10g_ethernet_k7_2 BASE-R 64bit 1 5542 6245 2603 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
base_kr
MAC_and_BASER_32
SupportLevel
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -2 axi_10g_ethernet_k8_1 BASE-R 64bit 1 5279 6296 2574 0 0 0 PRODUCTION 1.23 03-22-2017
xcku040 ffva1156 -2 axi_10g_ethernet_k8_2 BASE-R 32bit 1 4283 5132 2007 0 0 0 PRODUCTION 1.23 03-22-2017
xcku040 ffva1156 -2 axi_10g_ethernet_k8_3 BASE-KR 64bit 1 6410 7757 3073 0 0 0 PRODUCTION 1.23 03-22-2017

Virtex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
base_kr
MAC_and_BASER_32
SupportLevel
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx690t ffg1761 -2 axi_10g_ethernet_v7_1 BASE-R 64bit 1 5539 6245 2581 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1761 -2 axi_10g_ethernet_v7_2 BASE-R 32bit 1 4504 5067 2093 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1761 -2 axi_10g_ethernet_v7_3 BASE-KR 64bit 1 6479 7555 3005 0 0 0 PRODUCTION 1.11 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
base_kr
MAC_and_BASER_32
SupportLevel
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu095 ffva2104 -2 axi_10g_ethernet_v8_1 BASE-R 64bit 1 5283 6296 2583 0 0 0 PRODUCTION 1.24 03-22-2017
xcvu095 ffva2104 -2 axi_10g_ethernet_v8_2 BASE-R 32bit 1 4301 5132 2035 0 0 0 PRODUCTION 1.24 03-22-2017
xcvu095 ffva2104 -2 axi_10g_ethernet_v8_3 BASE-KR 64bit 1 6411 7757 3087 0 0 0 PRODUCTION 1.24 03-22-2017

Zynq-7000

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
base_kr
MAC_and_BASER_32
SupportLevel
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7z045 ffg900 -2 axi_10g_ethernet_z7_1 BASE-R 32bit 1 4500 5067 2098 0 0 0 PRODUCTION 1.11 2014-09-11
xc7z045 ffg900 -2 axi_10g_ethernet_z7_2 BASE-R 64bit 1 5528 6245 2612 0 0 0 PRODUCTION 1.11 2014-09-11

COPYRIGHT

Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.