Resource Utilization for AXI 1G/2.5G Ethernet Subsystem v7.1

Vivado Design Suite Release 2017.3

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
PHY_TYPE
ENABLE_AVB
SupportLevel
Statistics_Width
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7a200t fbg676 -2 axi_ethernet_char_a7_1 GMII false 1 64bit 2456 4029 1284 0 4 0 PRODUCTION 1.19 2017-08-11
xc7a200t fbg676 -2 axi_ethernet_char_a7_2 MII false 1 64bit 2449 3985 1255 0 4 0 PRODUCTION 1.19 2017-08-11
xc7a200t fbg676 -2 axi_ethernet_char_a7_3 RGMII false 1 64bit 2483 4071 1279 0 4 0 PRODUCTION 1.19 2017-08-11
xc7a200t fbg676 -2 axi_ethernet_char_a7_4 SGMII false 1 64bit 3211 5305 1692 0 4 0 PRODUCTION 1.19 2017-08-11
xc7a200t fbg676 -2 axi_ethernet_char_a7_5 1000BaseX false 1 64bit 3060 4905 1619 0 4 0 PRODUCTION 1.19 2017-08-11
xc7a200t fbg676 -2 axi_ethernet_char_a7_6 GMII true 1 64bit 3518 6068 1939 0 6 0 PRODUCTION 1.19 2017-08-11

Kintex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
PHY_TYPE
ENABLE_AVB
SupportLevel
Statistics_Width
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -2 axi_ethernet_char_k7_1 GMII false 1 64bit 2460 4029 1279 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 axi_ethernet_char_k7_2 MII false 1 64bit 2448 3985 1243 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 axi_ethernet_char_k7_3 RGMII false 1 64bit 2488 4071 1272 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 axi_ethernet_char_k7_4 SGMII false 1 64bit 3134 5179 1648 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 axi_ethernet_char_k7_5 1000BaseX false 1 64bit 2980 4779 1572 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 axi_ethernet_char_k7_6 GMII true 1 64bit 3517 6068 1941 0 6 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
PHY_TYPE
ENABLE_AVB
SupportLevel
Statistics_Width
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -2 axi_ethernet_char_k8_1 MII false 1 32bit 2377 3920 1177 0 4 0 PRODUCTION 1.23 03-22-2017
xcku040 ffva1156 -2 axi_ethernet_char_k8_2 MII false 1 64bit 2409 3989 1202 0 4 0 PRODUCTION 1.23 03-22-2017
xcku040 ffva1156 -2 axi_ethernet_char_k8_3 RGMII false 1 64bit 2476 4048 1287 0 4 0 PRODUCTION 1.23 03-22-2017
xcku040 ffva1156 -2 axi_ethernet_char_k8_4 SGMII false 1 64bit 2945 5025 1548 0 4 0 PRODUCTION 1.23 03-22-2017
xcku040 ffva1156 -2 axi_ethernet_char_k8_5 1000BaseX false 1 64bit 2847 4612 1461 0 4 0 PRODUCTION 1.23 03-22-2017
xcku040 ffva1156 -2 axi_ethernet_char_k8_6 RGMII true 1 64bit 3504 5982 1925 0 6 0 PRODUCTION 1.23 03-22-2017

Virtex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
PHY_TYPE
ENABLE_AVB
SupportLevel
Statistics_Width
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx690t ffg1761 -2 axi_ethernet_char_v7_1 GMII false 1 64bit 2459 4029 1276 0 4 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1761 -2 axi_ethernet_char_v7_2 MII false 1 64bit 2447 3985 1237 0 4 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1761 -2 axi_ethernet_char_v7_3 RGMII false 1 64bit 2489 4043 1288 0 4 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1761 -2 axi_ethernet_char_v7_4 SGMII false 1 64bit 3195 5293 1667 0 4 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1761 -2 axi_ethernet_char_v7_5 1000BaseX false 1 64bit 3042 4893 1617 0 4 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1761 -2 axi_ethernet_char_v7_6 GMII true 1 64bit 3520 6068 1915 0 6 0 PRODUCTION 1.11 2014-09-11

Zynq-7000

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
PHY_TYPE
ENABLE_AVB
SupportLevel
Statistics_Width
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7z045 ffg900 -2 axi_ethernet_char_z7_1 SGMII false 1 64bit 3134 5179 1634 0 4 0 PRODUCTION 1.11 2014-09-11
xc7z045 ffg900 -2 axi_ethernet_char_z7_2 1000BaseX false 1 64bit 2975 4779 1588 0 4 0 PRODUCTION 1.11 2014-09-11

COPYRIGHT

Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.