Performance and Resource Utilization for AXI Interrupt Controller v4.1

Vivado Design Suite Release 2018.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_HAS_IPR
C_HAS_SIE
C_HAS_CIE
C_HAS_IVR
C_NUM_INTR_INPUTS
C_HAS_FAST
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7a100t fgg676 -3 Configuration 1 1 1 1 1 16 0 s_axi_aclk=100 N/A NOT FOUND 208 234 156 0 0 0 PRODUCTION 1.22 2018-03-21
xc7a100t fgg676 -3 Configuration 2 1 1 1 1 32 0 s_axi_aclk=100 N/A NOT FOUND 390 410 275 0 0 0 PRODUCTION 1.22 2018-03-21
xc7a100t fgg676 -3 Configuration 3 1 1 1 1 8 0 s_axi_aclk=100 N/A NOT FOUND 131 145 92 0 0 0 PRODUCTION 1.22 2018-03-21
xc7a100t fgg676 -3 Configuration 4 1 1 1 1 16 1 s_axi_aclk=100 N/A NOT FOUND 312 345 210 0 0 0 PRODUCTION 1.22 2018-03-21
xc7a100t fgg676 -3 Configuration 5 1 1 1 1 32 1 s_axi_aclk=100 N/A NOT FOUND 512 523 327 0 0 0 PRODUCTION 1.22 2018-03-21
xc7a100t fgg676 -3 Configuration 6 1 1 1 1 8 1 s_axi_aclk=100 N/A NOT FOUND 214 255 150 0 0 0 PRODUCTION 1.22 2018-03-21
xc7a200t fbg676 -3 Default none s_axi_aclk 419 80 65 55 0 0 0 PRODUCTION 1.22 2018-03-21

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_HAS_IPR
C_HAS_SIE
C_HAS_CIE
C_HAS_IVR
C_NUM_INTR_INPUTS
C_HAS_FAST
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -3 Configuration 1 1 1 1 1 16 0 s_axi_aclk=100 N/A NOT FOUND 207 234 156 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 2 1 1 1 1 32 0 s_axi_aclk=100 N/A NOT FOUND 391 410 276 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 3 1 1 1 1 8 0 s_axi_aclk=100 N/A NOT FOUND 131 145 98 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 4 1 1 1 1 16 1 s_axi_aclk=100 N/A NOT FOUND 312 345 208 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 5 1 1 1 1 32 1 s_axi_aclk=100 N/A NOT FOUND 512 523 324 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 6 1 1 1 1 8 1 s_axi_aclk=100 N/A NOT FOUND 213 255 150 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Default none s_axi_aclk 585 83 65 58 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_HAS_IPR
C_HAS_SIE
C_HAS_CIE
C_HAS_IVR
C_NUM_INTR_INPUTS
C_HAS_FAST
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -3 Configuration 1 1 1 1 1 16 0 s_axi_aclk=100 N/A NOT FOUND 205 234 118 0 0 0 PRODUCTION 1.24.01 01-12-2017
xcku040 ffva1156 -3 Configuration 2 1 1 1 1 32 0 s_axi_aclk=100 N/A NOT FOUND 396 410 215 0 0 0 PRODUCTION 1.24.01 01-12-2017
xcku040 ffva1156 -3 Configuration 3 1 1 1 1 8 0 s_axi_aclk=100 N/A NOT FOUND 130 145 81 0 0 0 PRODUCTION 1.24.01 01-12-2017
xcku040 ffva1156 -3 Configuration 4 1 1 1 1 16 1 s_axi_aclk=100 N/A NOT FOUND 316 345 184 0 0 0 PRODUCTION 1.24.01 01-12-2017
xcku040 ffva1156 -3 Configuration 5 1 1 1 1 32 1 s_axi_aclk=100 N/A NOT FOUND 522 523 281 0 0 0 PRODUCTION 1.24.01 01-12-2017
xcku040 ffva1156 -3 Configuration 6 1 1 1 1 8 1 s_axi_aclk=100 N/A NOT FOUND 214 255 138 0 0 0 PRODUCTION 1.24.01 01-12-2017
xcku040 ffva1156 -3 Default none s_axi_aclk 848 74 65 50 0 0 0 PRODUCTION 1.24.01 01-12-2017

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_HAS_IPR
C_HAS_SIE
C_HAS_CIE
C_HAS_IVR
C_NUM_INTR_INPUTS
C_HAS_FAST
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1761 -3 Configuration 1 1 1 1 1 16 0 s_axi_aclk=100 N/A NOT FOUND 208 234 157 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 2 1 1 1 1 32 0 s_axi_aclk=100 N/A NOT FOUND 392 410 278 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 3 1 1 1 1 8 0 s_axi_aclk=100 N/A NOT FOUND 131 145 96 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 4 1 1 1 1 16 1 s_axi_aclk=100 N/A NOT FOUND 312 345 208 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 5 1 1 1 1 32 1 s_axi_aclk=100 N/A NOT FOUND 512 523 331 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 6 1 1 1 1 8 1 s_axi_aclk=100 N/A NOT FOUND 214 255 150 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Default none s_axi_aclk 585 83 65 59 0 0 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_HAS_IPR
C_HAS_SIE
C_HAS_CIE
C_HAS_IVR
C_NUM_INTR_INPUTS
C_HAS_FAST
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 -3 Configuration 1 1 1 1 1 16 0 s_axi_aclk=100 N/A NOT FOUND 207 234 119 0 0 0 PRODUCTION 1.26.01 01-12-2017
xcvu065 ffvc1517 -3 Configuration 2 1 1 1 1 32 0 s_axi_aclk=100 N/A NOT FOUND 391 410 209 0 0 0 PRODUCTION 1.26.01 01-12-2017
xcvu065 ffvc1517 -3 Configuration 3 1 1 1 1 8 0 s_axi_aclk=100 N/A NOT FOUND 129 145 78 0 0 0 PRODUCTION 1.26.01 01-12-2017
xcvu065 ffvc1517 -3 Configuration 4 1 1 1 1 16 1 s_axi_aclk=100 N/A NOT FOUND 318 345 184 0 0 0 PRODUCTION 1.26.01 01-12-2017
xcvu065 ffvc1517 -3 Configuration 5 1 1 1 1 32 1 s_axi_aclk=100 N/A NOT FOUND 525 523 283 0 0 0 PRODUCTION 1.26.01 01-12-2017
xcvu065 ffvc1517 -3 Configuration 6 1 1 1 1 8 1 s_axi_aclk=100 N/A NOT FOUND 214 255 138 0 0 0 PRODUCTION 1.26.01 01-12-2017
xcvu065 ffvc1517 -3 Default none s_axi_aclk 887 73 65 51 0 0 0 PRODUCTION 1.26.01 01-12-2017

COPYRIGHT

Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.