Performance and Resource Utilization for CIC Compiler v4.0

Vivado Design Suite Release 2019.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k480t ffg901 -1 k7_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 544 57 173 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 544 138 269 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 544 74 188 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 544 45 117 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 544 91 263 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 544 107 289 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 544 140 320 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 544 307 476 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 544 103 274 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 544 44 171 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 544 422 620 7 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 544 105 286 8 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku115 flva1517 -1 ku_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 631 58 173 4 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 615 151 269 3 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 625 79 188 4 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 610 42 117 4 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 582 92 263 4 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 631 105 289 4 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 599 137 320 8 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 599 319 476 8 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 577 104 274 8 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 631 42 171 4 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 566 425 618 7 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 549 110 286 8 0 0 PRODUCTION 1.26 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku13p ffve900 -1 kup_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 806 56 173 4 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 833 149 269 3 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 790 77 188 4 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 833 42 117 4 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 746 93 263 4 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 833 105 289 4 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 811 138 320 8 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 785 320 476 8 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 768 103 274 8 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 833 41 171 4 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 822 422 610 7 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 779 109 286 8 0 0 PRODUCTION 1.23 03-18-2019

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx690t ffg1157 -1 v7_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 544 57 173 4 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 544 138 269 3 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 544 72 188 4 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 544 45 117 4 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 544 90 263 4 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 544 106 289 4 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 544 140 320 8 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 544 306 476 8 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 544 103 274 8 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 544 44 171 4 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 544 418 610 7 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 544 105 286 8 0 0 PRODUCTION 1.11 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu160 flgb2104 -1 vu_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 615 57 173 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 631 149 269 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 631 79 188 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 533 42 117 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 582 92 263 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 610 103 289 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 615 138 320 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 625 320 476 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 631 104 274 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 625 42 171 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 527 423 610 7 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 615 110 286 8 0 0 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu9p flgb2104 -1 vup_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 822 56 173 4 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 833 149 269 3 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 806 78 188 4 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 833 42 117 4 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 817 93 263 4 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 828 102 289 4 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 779 138 320 8 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 800 320 476 8 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 752 102 274 8 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 790 42 171 4 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 806 423 610 7 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 708 110 286 8 0 0 PRODUCTION 1.23 03-18-2019

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 -1 zup_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 828 58 173 4 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 833 150 269 3 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 790 77 188 4 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 817 44 117 4 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 828 93 263 4 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 833 103 289 4 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 800 138 320 8 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 774 318 476 8 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 806 103 274 8 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 790 43 171 4 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 800 421 610 7 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 800 109 286 8 0 0 PRODUCTION 1.25 05-09-2019

COPYRIGHT

Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.