Resource Utilization for UltraScale+ 100G Ethernet Subsystem v2.4

Vivado Design Suite Release 2017.3

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Virtex UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
CMAC_CAUI4_MODE
NUM_LANES
GT_TYPE
GT_REF_CLK_FREQ
ENABLE_TIME_STAMPING
TX_PTP_1STEP_ENABLE
INCLUDE_RS_FEC
ENABLE_AXI_INTERFACE
INCLUDE_AUTO_NEG_LT_LOGIC
ENABLE_PIPELINE_REG
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu3p ffvc1517 -2 caui10_gty 0 10 GTY 161.1328125 0 1 drp_clk=100 gt_ref_clk_p=161 init_clk=100 rx_clk=322 191 2335 94 0 0 0 PRODUCTION 1.14 09-15-2017
xcvu3p ffvc1517 -2 caui4_gty 1 4 GTY 161.1328125 0 1 drp_clk=100 gt_ref_clk_p=161 init_clk=100 rx_clk=322 130 2215 72 0 0 0 PRODUCTION 1.14 09-15-2017
xcvu3p ffvc1517 -2 caui4_gty_anlt 1 4 GTY 161.1328125 1 drp_clk=100 gt_ref_clk_p=161 init_clk=100 rx_clk=322 12928 10616 4819 0 0 0 PRODUCTION 1.14 09-15-2017
xcvu3p ffvc1517 -2 caui4_gty_axi 1 4 GTY 156.25 1 1 drp_clk=100 gt_ref_clk_p=156 init_clk=100 rx_clk=322 s_axi_aclk=100 8334 26690 6012 0 0 0 PRODUCTION 1.14 09-15-2017
xcvu3p ffvc1517 -2 caui4_gty_rsfec_ptp_1step 1 4 GTY 161.1328125 1 1 1 0 1 drp_clk=100 gt_ref_clk_p=161 init_clk=100 rx_clk=322 130 2215 72 0 0 0 PRODUCTION 1.14 09-15-2017
xcvu3p ffvc1517 -2 caui4_gty_rsfec_ptp_2step 1 4 GTY 161.1328125 1 2 1 0 1 drp_clk=100 gt_ref_clk_p=161 init_clk=100 rx_clk=322 130 2215 72 0 0 0 PRODUCTION 1.14 09-15-2017
xcvu3p ffvc1517 -2 rs10to4_gty 2 10 GTY 161.1328125 0 1 drp_clk=100 gt_drpclk=100 init_clk=100 qpll0clk_in[0]=322 qpll0clk_in[1]=322 qpll0clk_in[2]=322 qpll0clk_in[3]=322 qpll0clk_in[4]=322 qpll0clk_in[5]=322 qpll0clk_in[6]=322 qpll0clk_in[7]=322 qpll0clk_in[8]=322 qpll0clk_in[9]=322 qpll0refclk_in[0]=322 qpll0refclk_in[1]=322 qpll0refclk_in[2]=322 qpll0refclk_in[3]=322 qpll0refclk_in[4]=322 qpll0refclk_in[5]=322 qpll0refclk_in[6]=322 qpll0refclk_in[7]=322 qpll0refclk_in[8]=322 qpll0refclk_in[9]=322 qpll1clk_in[0]=322 qpll1clk_in[1]=322 qpll1clk_in[2]=322 qpll1clk_in[3]=322 qpll1clk_in[4]=322 qpll1clk_in[5]=322 qpll1clk_in[6]=322 qpll1clk_in[7]=322 qpll1clk_in[8]=322 qpll1clk_in[9]=322 qpll1refclk_in[0]=322 qpll1refclk_in[1]=322 qpll1refclk_in[2]=322 qpll1refclk_in[3]=322 qpll1refclk_in[4]=322 qpll1refclk_in[5]=322 qpll1refclk_in[6]=322 qpll1refclk_in[7]=322 qpll1refclk_in[8]=322 qpll1refclk_in[9]=322 rx_clk=322 183 3465 84 0 0 0 PRODUCTION 1.14 09-15-2017
xcvu3p ffvc1517 -2 rs10to4_gty_axi 2 10 GTY 161.1328125 1 1 drp_clk=100 gt_drpclk=100 init_clk=100 qpll0clk_in[0]=322 qpll0clk_in[1]=322 qpll0clk_in[2]=322 qpll0clk_in[3]=322 qpll0clk_in[4]=322 qpll0clk_in[5]=322 qpll0clk_in[6]=322 qpll0clk_in[7]=322 qpll0clk_in[8]=322 qpll0clk_in[9]=322 qpll0refclk_in[0]=322 qpll0refclk_in[1]=322 qpll0refclk_in[2]=322 qpll0refclk_in[3]=322 qpll0refclk_in[4]=322 qpll0refclk_in[5]=322 qpll0refclk_in[6]=322 qpll0refclk_in[7]=322 qpll0refclk_in[8]=322 qpll0refclk_in[9]=322 qpll1clk_in[0]=322 qpll1clk_in[1]=322 qpll1clk_in[2]=322 qpll1clk_in[3]=322 qpll1clk_in[4]=322 qpll1clk_in[5]=322 qpll1clk_in[6]=322 qpll1clk_in[7]=322 qpll1clk_in[8]=322 qpll1clk_in[9]=322 qpll1refclk_in[0]=322 qpll1refclk_in[1]=322 qpll1refclk_in[2]=322 qpll1refclk_in[3]=322 qpll1refclk_in[4]=322 qpll1refclk_in[5]=322 qpll1refclk_in[6]=322 qpll1refclk_in[7]=322 qpll1refclk_in[8]=322 qpll1refclk_in[9]=322 rx_clk=322 s_axi_aclk=100 8413 27921 6038 0 0 0 PRODUCTION 1.14 09-15-2017

COPYRIGHT

Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.