Performance and Resource Utilization for CORDIC v6.0

Vivado Design Suite Release 2019.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Functional_Selection
Architectural_Configuration
Pipelining_Mode
Data_Format
Input_Width
Output_Width
Round_Mode
Coarse_Rotation
optimize_goal
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k480t ffg901 -1 k7_1_atan_par16_nb Arc_Tan Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 402 915 895 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_atan_par32_nb Arc_Tan Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 330 3487 3436 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_atan_par48_nb Arc_Tan Parallel Optimal SignedFraction 48 48 Truncate true Performance aclk 286 7682 7598 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_atan_ser16_nb Arc_Tan Word_Serial Optimal SignedFraction 16 16 Truncate true Performance aclk 308 333 230 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_atan_ser32_nb Arc_Tan Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 260 665 422 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_rot_par16_nb Rotate Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 467 1095 1055 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_rot_par32_nb Rotate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 385 3848 3758 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_rot_ser32_nb Rotate Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 265 919 669 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_sincos_par32_nb Sin_and_Cos Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 418 3600 3620 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_sincos_ser32_nb Sin_and_Cos Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 260 731 531 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_sqrt_ser48_nb Square_Root Parallel Optimal UnsignedFraction 48 48 Truncate false Performance aclk 194 2446 1328 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_trans_par32_nb Translate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 330 3587 3614 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Functional_Selection
Architectural_Configuration
Pipelining_Mode
Data_Format
Input_Width
Output_Width
Round_Mode
Coarse_Rotation
optimize_goal
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku115 flva1517 -1 ku_1_atan_par16_nb Arc_Tan Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 467 897 894 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_atan_par32_nb Arc_Tan Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 418 3470 3436 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_atan_par48_nb Arc_Tan Parallel Optimal SignedFraction 48 48 Truncate true Performance aclk 347 7631 7598 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_atan_ser16_nb Arc_Tan Word_Serial Optimal SignedFraction 16 16 Truncate true Performance aclk 352 319 230 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_atan_ser32_nb Arc_Tan Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 325 664 421 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_rot_par16_nb Rotate Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 527 1062 1055 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_rot_par32_nb Rotate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 461 3770 3758 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_rot_ser32_nb Rotate Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 314 915 668 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_sincos_par32_nb Sin_and_Cos Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 461 3537 3619 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_sincos_ser32_nb Sin_and_Cos Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 341 735 530 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_sqrt_ser48_nb Square_Root Parallel Optimal UnsignedFraction 48 48 Truncate false Performance aclk 243 2351 1328 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_trans_par32_nb Translate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 396 3554 3614 0 0 0 PRODUCTION 1.26 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Functional_Selection
Architectural_Configuration
Pipelining_Mode
Data_Format
Input_Width
Output_Width
Round_Mode
Coarse_Rotation
optimize_goal
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku13p ffve900 -1 kup_1_atan_par16_nb Arc_Tan Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 702 914 897 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_atan_par32_nb Arc_Tan Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 615 3466 3439 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_atan_par48_nb Arc_Tan Parallel Optimal SignedFraction 48 48 Truncate true Performance aclk 538 7642 7598 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_atan_ser16_nb Arc_Tan Word_Serial Optimal SignedFraction 16 16 Truncate true Performance aclk 538 308 230 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_atan_ser32_nb Arc_Tan Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 461 669 421 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_rot_par16_nb Rotate Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 806 1072 1055 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_rot_par32_nb Rotate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 708 3785 3761 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_rot_ser32_nb Rotate Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 467 917 668 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_sincos_par32_nb Sin_and_Cos Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 746 3552 3622 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_sincos_ser32_nb Sin_and_Cos Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 505 728 530 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_sqrt_ser48_nb Square_Root Parallel Optimal UnsignedFraction 48 48 Truncate false Performance aclk 352 2382 1328 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_trans_par32_nb Translate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 636 3572 3617 0 0 0 PRODUCTION 1.23 03-18-2019

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Functional_Selection
Architectural_Configuration
Pipelining_Mode
Data_Format
Input_Width
Output_Width
Round_Mode
Coarse_Rotation
optimize_goal
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx690t ffg1157 -1 v7_1_atan_par16_nb Arc_Tan Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 418 915 895 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_atan_par32_nb Arc_Tan Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 363 3488 3436 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_atan_par48_nb Arc_Tan Parallel Optimal SignedFraction 48 48 Truncate true Performance aclk 292 7682 7598 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_atan_ser16_nb Arc_Tan Word_Serial Optimal SignedFraction 16 16 Truncate true Performance aclk 308 333 230 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_atan_ser32_nb Arc_Tan Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 265 665 422 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_rot_par16_nb Rotate Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 467 1096 1055 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_rot_par32_nb Rotate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 396 3845 3759 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_rot_ser32_nb Rotate Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 265 919 669 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_sincos_par32_nb Sin_and_Cos Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 424 3600 3620 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_sincos_ser32_nb Sin_and_Cos Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 265 734 531 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_sqrt_ser48_nb Square_Root Parallel Optimal UnsignedFraction 48 48 Truncate false Performance aclk 199 2447 1328 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_trans_par32_nb Translate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 352 3587 3614 0 0 0 PRODUCTION 1.11 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Functional_Selection
Architectural_Configuration
Pipelining_Mode
Data_Format
Input_Width
Output_Width
Round_Mode
Coarse_Rotation
optimize_goal
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu160 flgb2104 -1 vu_1_atan_par16_nb Arc_Tan Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 500 905 895 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_atan_par32_nb Arc_Tan Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 429 3451 3436 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_atan_par48_nb Arc_Tan Parallel Optimal SignedFraction 48 48 Truncate true Performance aclk 385 7631 7598 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_atan_ser16_nb Arc_Tan Word_Serial Optimal SignedFraction 16 16 Truncate true Performance aclk 374 321 230 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_atan_ser32_nb Arc_Tan Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 319 667 421 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_rot_par16_nb Rotate Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 516 1063 1055 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_rot_par32_nb Rotate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 435 3762 3758 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_rot_ser32_nb Rotate Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 325 915 668 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_sincos_par32_nb Sin_and_Cos Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 450 3544 3619 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_sincos_ser32_nb Sin_and_Cos Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 330 731 530 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_sqrt_ser48_nb Square_Root Parallel Optimal UnsignedFraction 48 48 Truncate false Performance aclk 243 2360 1328 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_trans_par32_nb Translate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 435 3564 3614 0 0 0 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Functional_Selection
Architectural_Configuration
Pipelining_Mode
Data_Format
Input_Width
Output_Width
Round_Mode
Coarse_Rotation
optimize_goal
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu9p flgb2104 -1 vup_1_atan_par16_nb Arc_Tan Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 741 912 897 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_atan_par32_nb Arc_Tan Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 610 3459 3439 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_atan_par48_nb Arc_Tan Parallel Optimal SignedFraction 48 48 Truncate true Performance aclk 478 7671 7598 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_atan_ser16_nb Arc_Tan Word_Serial Optimal SignedFraction 16 16 Truncate true Performance aclk 527 321 230 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_atan_ser32_nb Arc_Tan Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 472 665 421 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_rot_par16_nb Rotate Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 806 1068 1055 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_rot_par32_nb Rotate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 691 3796 3761 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_rot_ser32_nb Rotate Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 467 933 668 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_sincos_par32_nb Sin_and_Cos Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 686 3559 3622 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_sincos_ser32_nb Sin_and_Cos Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 494 732 530 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_sqrt_ser48_nb Square_Root Parallel Optimal UnsignedFraction 48 48 Truncate false Performance aclk 336 2389 1328 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_trans_par32_nb Translate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 625 3573 3617 0 0 0 PRODUCTION 1.23 03-18-2019

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Functional_Selection
Architectural_Configuration
Pipelining_Mode
Data_Format
Input_Width
Output_Width
Round_Mode
Coarse_Rotation
optimize_goal
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 -1 zup_1_atan_par16_nb Arc_Tan Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 757 909 897 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_atan_par32_nb Arc_Tan Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 631 3475 3439 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_atan_par48_nb Arc_Tan Parallel Optimal SignedFraction 48 48 Truncate true Performance aclk 533 7654 7598 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_atan_ser16_nb Arc_Tan Word_Serial Optimal SignedFraction 16 16 Truncate true Performance aclk 538 322 230 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_atan_ser32_nb Arc_Tan Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 472 688 421 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_rot_par16_nb Rotate Parallel Optimal SignedFraction 16 16 Truncate true Performance aclk 811 1067 1055 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_rot_par32_nb Rotate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 713 3792 3761 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_rot_ser32_nb Rotate Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 472 920 668 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_sincos_par32_nb Sin_and_Cos Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 724 3537 3622 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_sincos_ser32_nb Sin_and_Cos Word_Serial Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 478 727 530 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_sqrt_ser48_nb Square_Root Parallel Optimal UnsignedFraction 48 48 Truncate false Performance aclk 347 2374 1328 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_trans_par32_nb Translate Parallel Optimal SignedFraction 32 32 Nearest_Even true Performance aclk 647 3578 3617 0 0 0 PRODUCTION 1.25 05-09-2019

COPYRIGHT

Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.