Resource Utilization for DisplayPort RX Subsystem v2.0

Vivado Design Suite Release 2016.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
MODE
PHY_DATA_WIDTH
BITS_PER_COLOR
NUM_STREAMS
LANE_COUNT
AUX_IO_LOC
HDCP_ENABLE
VIDEO_INTERFACE
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
dp_rx_mst_2str_8bpc_l4_test_2B 1 2 8 2 4 none NOT FOUND
dp_rx_mst_2str_8bpc_l4_test_2B_native 1 2 8 2 4 1 none NOT FOUND
dp_rx_mst_2str_8bpc_l4_test_4B 1 4 8 2 4 m_axis_aclk_stream1=149 m_axis_aclk_stream2=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 36643 22716 10937 0 6 0 PRODUCTION 1.12 2014-09-11
dp_rx_mst_2str_8bpc_l4_test_4B_native 1 4 8 2 4 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 36278 21972 10709 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_ss_mst_2str_10bpc_l4_test_2B 1 2 10 2 4 none NOT FOUND
dp_rx_ss_mst_2str_10bpc_l4_test_2B_native 1 2 10 2 4 1 none NOT FOUND
dp_rx_ss_mst_2str_10bpc_l4_test_4B 1 4 10 2 4 m_axis_aclk_stream1=149 m_axis_aclk_stream2=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 38712 23164 11141 0 8 0 PRODUCTION 1.12 2014-09-11
dp_rx_ss_mst_2str_10bpc_l4_test_4B_native 1 4 10 2 4 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 38322 22324 10895 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_ss_mst_2str_12bpc_l4_test_2B 1 2 12 2 4 none NOT FOUND
dp_rx_ss_mst_2str_12bpc_l4_test_2B_native 1 2 12 2 4 1 none NOT FOUND
dp_rx_ss_mst_2str_12bpc_l4_test_4B 1 4 12 2 4 m_axis_aclk_stream1=149 m_axis_aclk_stream2=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 40361 23700 11400 0 10 0 PRODUCTION 1.12 2014-09-11
dp_rx_ss_mst_2str_12bpc_l4_test_4B_native 1 4 12 2 4 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 39899 22764 11148 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_ss_mst_2str_16bpc_l4_test_2B 1 2 16 2 4 none NOT FOUND
dp_rx_ss_mst_2str_16bpc_l4_test_2B_native 1 2 16 2 4 1 none NOT FOUND
dp_rx_ss_mst_2str_16bpc_l4_test_4B 1 4 16 2 4 m_axis_aclk_stream1=149 m_axis_aclk_stream2=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 40523 24505 11780 0 12 0 PRODUCTION 1.12 2014-09-11
dp_rx_ss_mst_2str_16bpc_l4_test_4B_native 1 4 16 2 4 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 40113 23377 11480 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_10bpc_2B 2 10 4 1 none NOT FOUND
dp_rx_sst_4lane_10bpc_2B_native 2 10 4 1 1 none NOT FOUND
dp_rx_sst_4lane_10bpc_4B 4 10 4 1 m_axis_aclk_stream1=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 17696 11745 4966 0 4 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_10bpc_4B_native 4 10 4 1 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 17530 11325 4873 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_12bpc_2B 2 12 4 none NOT FOUND
dp_rx_sst_4lane_12bpc_2B_native 2 12 4 1 none NOT FOUND
dp_rx_sst_4lane_12bpc_4B 4 12 4 m_axis_aclk_stream1=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 18556 12018 5089 0 5 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_12bpc_4B_native 4 12 4 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 18339 11550 4946 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_16bpc_2B 2 16 4 none NOT FOUND
dp_rx_sst_4lane_16bpc_4B 4 16 4 m_axis_aclk_stream1=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 18808 12421 5268 0 6 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_16bpc_4B_native 4 16 4 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 18574 11857 5165 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_8bpc_2B 2 8 4 none NOT FOUND
dp_rx_sst_4lane_8bpc_2B_native 2 8 4 1 none NOT FOUND
dp_rx_sst_4lane_8bpc_4B 4 8 4 m_axis_aclk_stream1=149 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 16649 11525 4853 0 3 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_8bpc_4B_native 4 8 4 1 rx_lnk_clk=135 rx_vid_clk=149 s_axi_aclk=100 16504 11153 4779 0 0 0 PRODUCTION 1.12 2014-09-11
dp_rx_sst_4lane_8bpc_hcp_2B 2 8 4 1 none NOT FOUND
dp_rx_sst_4lane_8bpc_hcp_2B_native 2 8 4 1 1 none NOT FOUND
dp_rx_sst_4lane_8bpc_hcp_4B 4 8 4 1 none NOT FOUND
dp_rx_sst_4lane_8bpc_hcp_4B_native 4 8 4 1 1 none NOT FOUND

COPYRIGHT

Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.