Resource Utilization for FIFO Generator v13.2

Vivado Design Suite Release 2018.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Fifo_Implementation
INTERFACE_TYPE
Performance_Options
Input_Data_Width
Input_Depth
Programmable_Full_Type
Programmable_Empty_Type
Clock_Type_AXI
TDATA_NUM_BYTES
TUSER_WIDTH
FIFO_Implementation_axis
Input_Depth_axis
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k70t fbg484 -1 fifo_con10_v7 AXI_MEMORY_MAPPED Common_Clock s_aclk=100 283 632 149 0 4 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con11_v7 AXI_MEMORY_MAPPED Independent_Clock m_aclk=100 s_aclk=100 384 1010 198 0 4 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con1_1_p_v7 Common_Clock_Block_RAM Native 16 4096 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 89 93 34 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con1_1_v7 Common_Clock_Block_RAM Native 16 4096 clk=100 32 52 6 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con1_p_v7 Common_Clock_Block_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 87 72 35 0 0 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con1_v7 Common_Clock_Block_RAM Native 16 512 clk=100 41 40 15 0 0 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con2_1_p_v7 Independent_Clocks_Block_RAM Native 16 4096 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 114 240 71 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con2_1_v7 Independent_Clocks_Block_RAM Native 16 4096 rd_clk=100 wr_clk=100 74 202 46 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con2_p_v7 Independent_Clocks_Block_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 108 190 67 0 0 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con2_v7 Independent_Clocks_Block_RAM Native 16 512 rd_clk=100 wr_clk=100 74 161 45 0 0 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con3_1_p_v7 Common_Clock_Distributed_RAM Native 16 64 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 75 67 42 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con3_1_v7 Common_Clock_Distributed_RAM Native 16 64 clk=100 48 44 26 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con3_p_v7 Common_Clock_Distributed_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 302 88 53 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con3_v7 Common_Clock_Distributed_RAM Native 16 512 clk=100 256 56 33 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con4_p_v7 Common_Clock_Shift_Register Native 16 64 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 132 61 50 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con4_v7 Common_Clock_Shift_Register Native 16 64 clk=100 96 38 34 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con5_p_v7 Common_Clock_Shift_Register Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 757 94 75 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con5_v7 Common_Clock_Shift_Register Native 16 512 clk=100 703 62 47 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con6_1_fwft_v7 Independent_Clocks_Builtin_FIFO Native First_Word_Fall_Through 8 16384 rd_clk=1 wr_clk=1 9 10 3 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con6_1_std_v7 Independent_Clocks_Builtin_FIFO Native Standard_FIFO 8 16384 rd_clk=1 wr_clk=1 9 10 3 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con6_fwft_v7 Independent_Clocks_Builtin_FIFO Native First_Word_Fall_Through 72 512 rd_clk=1 wr_clk=1 3 10 2 0 1 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con6_std_v7 Independent_Clocks_Builtin_FIFO Native Standard_FIFO 72 512 rd_clk=1 wr_clk=1 3 10 2 0 1 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con7_1_fwft_v7 Common_Clock_Builtin_FIFO Native First_Word_Fall_Through 8 16384 clk=100 9 18 5 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con7_1_std_v7 Common_Clock_Builtin_FIFO Native Standard_FIFO 8 16384 clk=100 7 14 4 0 4 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con7_fwft_v7 Common_Clock_Builtin_FIFO Native First_Word_Fall_Through 72 512 clk=100 4 12 2 0 1 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con7_std_v7 Common_Clock_Builtin_FIFO Native Standard_FIFO 72 512 clk=100 3 10 2 0 1 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con8_br_1_v7 AXI_STREAM Common_Clock 1 4 Common_Clock_Block_RAM 4096 s_aclk=100 46 89 15 0 1 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con8_br_v7 AXI_STREAM Common_Clock 1 4 Common_Clock_Block_RAM 512 s_aclk=100 55 77 22 0 0 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con8_dr_1_v7 AXI_STREAM Common_Clock 1 4 Common_Clock_Distributed_RAM 64 s_aclk=100 52 69 30 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con8_dr_v7 AXI_STREAM Common_Clock 1 4 Common_Clock_Distributed_RAM 512 s_aclk=100 213 168 128 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con9_br_1_v7 AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Block_RAM 4096 m_aclk=100 s_aclk=100 81 222 49 0 1 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con9_br_v7 AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Block_RAM 512 m_aclk=100 s_aclk=100 81 181 45 0 0 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con9_dr_1_v7 AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Distributed_RAM 64 m_aclk=100 s_aclk=100 70 138 40 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_con9_dr_v7 AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Distributed_RAM 512 m_aclk=100 s_aclk=100 236 264 56 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_conx_1_p_v7 Independent_Clocks_Distributed_RAM Native 16 64 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 88 142 45 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_conx_1_v7 Independent_Clocks_Distributed_RAM Native 16 64 rd_clk=100 wr_clk=100 67 122 38 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_conx_p_v7 Independent_Clocks_Distributed_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 315 190 77 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbg484 -1 fifo_conx_v7 Independent_Clocks_Distributed_RAM Native 16 512 rd_clk=100 wr_clk=100 282 161 58 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Fifo_Implementation
INTERFACE_TYPE
Performance_Options
Input_Data_Width
Input_Depth
Programmable_Full_Type
Programmable_Empty_Type
Clock_Type_AXI
TDATA_NUM_BYTES
TUSER_WIDTH
FIFO_Implementation_axis
Input_Depth_axis
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku115 flvd1517 -1 fifo_con1 Common_Clock_Block_RAM Native 16 512 clk=100 44 42 16 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con10 AXI_MEMORY_MAPPED Common_Clock s_aclk=100 168 363 102 0 5 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con11 AXI_MEMORY_MAPPED Independent_Clock m_aclk=100 s_aclk=100 199 516 90 0 5 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con1_1 Common_Clock_Block_RAM Native 16 4096 clk=100 38 54 7 0 2 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con1_1_p Common_Clock_Block_RAM Native 16 4096 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 90 94 34 0 2 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con1_p Common_Clock_Block_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 89 73 36 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con2 Independent_Clocks_Block_RAM Native 16 512 rd_clk=100 wr_clk=100 73 162 45 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con2_1 Independent_Clocks_Block_RAM Native 16 4096 rd_clk=100 wr_clk=100 71 203 40 0 2 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con2_1_p Independent_Clocks_Block_RAM Native 16 4096 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 109 241 65 0 2 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con2_p Independent_Clocks_Block_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 102 191 60 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con3 Common_Clock_Distributed_RAM Native 16 512 clk=100 242 57 32 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con3_1 Common_Clock_Distributed_RAM Native 16 64 clk=100 48 45 30 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con3_1_p Common_Clock_Distributed_RAM Native 16 64 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 81 68 46 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con3_p Common_Clock_Distributed_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants clk=100 287 89 50 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con4 Common_Clock_Shift_Register Native 16 64 clk=100 107 39 32 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con5 Common_Clock_Shift_Register Native 16 512 clk=100 717 53 49 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con6_1_fwft Independent_Clocks_Builtin_FIFO Native First_Word_Fall_Through 8 16384 rd_clk=1 wr_clk=1 0 2 0 0 4 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con6_fwft Independent_Clocks_Builtin_FIFO Native First_Word_Fall_Through 72 512 rd_clk=1 wr_clk=1 0 0 0 0 1 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con7_1_fwft Common_Clock_Builtin_FIFO Native First_Word_Fall_Through 8 16384 clk=100 0 0 0 0 4 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con7_1_std Common_Clock_Builtin_FIFO Native Standard_FIFO 8 16384 clk=100 0 0 0 0 4 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con7_fwft Common_Clock_Builtin_FIFO Native First_Word_Fall_Through 72 512 clk=100 0 0 0 0 1 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con8_bi AXI_STREAM Common_Clock 1 4 Common_Clock_Builtin_FIFO 512 s_aclk=100 3 2 0 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con8_bi_1 AXI_STREAM Common_Clock 1 4 Common_Clock_Builtin_FIFO 4096 s_aclk=100 3 2 0 0 2 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con8_br AXI_STREAM Common_Clock 1 4 Common_Clock_Block_RAM 512 s_aclk=100 55 77 21 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con8_br_1 AXI_STREAM Common_Clock 1 4 Common_Clock_Block_RAM 4096 s_aclk=100 46 89 11 0 1 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con8_dr AXI_STREAM Common_Clock 1 4 Common_Clock_Distributed_RAM 512 s_aclk=100 209 168 130 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con8_dr_1 AXI_STREAM Common_Clock 1 4 Common_Clock_Distributed_RAM 64 s_aclk=100 50 69 32 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con9_bi AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Builtin_FIFO 512 m_aclk=100 s_aclk=100 3 2 0 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con9_bi_1 AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Builtin_FIFO 4096 m_aclk=100 s_aclk=100 3 2 1 0 2 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con9_br AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Block_RAM 512 m_aclk=100 s_aclk=100 78 181 48 0 0 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con9_br_1 AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Block_RAM 4096 m_aclk=100 s_aclk=100 78 222 46 0 1 1 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con9_dr AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Distributed_RAM 512 m_aclk=100 s_aclk=100 230 264 58 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_con9_dr_1 AXI_STREAM Independent_Clock 1 4 Independent_Clocks_Distributed_RAM 64 m_aclk=100 s_aclk=100 68 138 33 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_conx Independent_Clocks_Distributed_RAM Native 16 512 rd_clk=100 wr_clk=100 264 161 55 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_conx_1 Independent_Clocks_Distributed_RAM Native 16 64 rd_clk=100 wr_clk=100 66 122 33 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_conx_1_p Independent_Clocks_Distributed_RAM Native 16 64 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 87 142 49 0 0 0 PRODUCTION 1.25.01 01-12-2017
xcku115 flvd1517 -1 fifo_conx_p Independent_Clocks_Distributed_RAM Native 16 512 Multiple_Programmable_Full_Threshold_Input_Ports Multiple_Programmable_Empty_Threshold_Constants rd_clk=100 wr_clk=100 297 190 77 0 0 0 PRODUCTION 1.25.01 01-12-2017

COPYRIGHT

Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.