

Introduction

The Turbo Convolution Code (TCC) decoder core is used in conjunction with a TCC encoder to provide an extremely effective way of transmitting data reliably over noisy data channels. The TCC decoder is designed to meet the *3GPP Mobile Communication System* specification.

Features

- Implements the 3GPP Long Term Evaluation (LTE) specification [Ref 1]
- Core contains the full interleaver
- Full 3GPP LTE block size range supported, that is, 188 different block sizes in the range 40 - 6144
- Dynamically selectable number of Iterations 1-15
- Number representation: two's complement fractional numbers
- Data input: 7 or 8 bits (4 or 5 integer bits with 3 fractional bits).
- Internal calculations 11 or 12 bits (8 or 9 integer bits with 3 fractional bits).
- Support for multiple processing units (1, 2, 4, 8) to provide increased throughput
- Support for the MAX, MAX_SCALE and MAX* algorithms.
- Optional extrinsic data input and output ports.
- Input and output selectable between word serial or word parallel.
- Selection between DSP or fabric resources
- Support for rate 1/3 coded input
- C model available for fast simulation of BER performance.
- Variation in soft input data width with automatic selection of internal calculation precision
- New data interfaces with enhanced data throttling
- Support for extrinsic data input and output
- Parallel data input and output capability
- Support for 1 PU (Processing Unit)
- Higher average throughput with more efficient scheduling
- Up to 20% resource saving (depending on the number of DU)

- Available through the Xilinx[®] CORE Generator[™] 13.2 software

LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	Virtex [®] -7, Kintex [™] -7, Artix [™] -7, Zynq [™] -7000, Virtex-6, Virtex-5, Spartan [®] -6, Virtex-5, Virtex-4, Spartan-3A DSP, Spartan-3
Supported User Interfaces ⁽²⁾	N/A
Provided with Core	
Documentation	Product Brief Product Specification C Model User Guide (Contact Xilinx sales representative)
Design Files	Netlist
Example Design	Not Provided
Test Bench	Not Provided
Constraints File	N/A
Simulation Model	Verilog VHDL C Model
Tested Design Tools	
Design Entry Tools	CORE Generator tool 13.2
Simulation ⁽³⁾	Mentor Graphics ModelSim
Synthesis Tools	N/A
Support	
Provided by Xilinx, Inc.	

1. For a complete listing of supported devices, see the [release notes](#) for this core.
2. Interface similar to AXI and can be connected to an AXI4- Stream Interface.
3. For the supported version of the tools, see the [ISE Design Suite 13: Release Notes Guide](#)

General Description

The TCC decoder is used in conjunction with a TCC encoder to provide an extremely effective way of transmitting data reliably over noisy data channels. The turbo decoder operates very well under low signal-to-noise conditions and provides a performance close to the theoretical optimal performance defined by the Shannon limit.

When a decoding operation is started, the core accepts the block size and the number of iterations from two input ports. A data load stage follows, in which the systematic and parity data is read into the core in parallel on a clock-by-clock basis and stored in internal block RAM. The core then starts the decoding process and implements the required number of iterations. Finally, the decoded bit sequence is output. All interleaving operations required in the 3GPP LTE specification are handled automatically within the core.

The core expects two's complement fractional numbers as inputs and also uses this format for the internal calculations. Each fractional input number represents the Log Likelihood Ratio (LLR) divided by 2 for each input bit. This LLR value can be considered to be the confidence level that a particular bit is a one or zero.

Additional Documentation and Supporting Materials

A full data sheet and additional supporting materials (C models and accompanying user guide documentation) are available for this core. Access to this material may be requested by clicking on this registration link: www.xilinx.com/member/lte_turbo_dec_eval/index.htm.

References

1. 3G TS.36.212 V1.0.0 (2007-03), *Multiplexing and Channel Coding (Release 8)*, Technical Specification Group Radio Access Network, 3rd Generation Partnership Project.

Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

Ordering Information

Disclaimer: France Telecom, for itself and certain other parties, claims certain intellectual property rights covering Turbo Codes technology, and has decided to license these rights under a licensing program called the Turbo Codes Licensing Program. Supply of this IP core does not convey a license nor imply any right to use any Turbo Codes patents owned by France Telecom, TDF or GET. Contact France Telecom for information about its Turbo Codes Licensing Program at the following address:

France Telecom R&D
VAT/TURBOCODES
38, rue du Général Leclerc
92794 Issy Moulineaux
Cedex 9
France

The Turbo Decoder core is provided under the [SignOnce IP Site License](#) and can be generated using the Xilinx CORE Generator v13.2. The CORE Generator software is shipped with Xilinx ISE® Design Suite software.

To access the full functionality of the core, including simulation and FPGA bitstream generation, a full license must be obtained from Xilinx. For more information, visit the [Turbo Decoder product page](#).

Contact your local Xilinx [sales representative](#) for pricing and availability of additional Xilinx LogiCORE IP modules and software. Information about additional modules is available from the Xilinx [IP Center](#).

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/25/08	1.0	Initial Xilinx release.
06/24/09	1.5	Enhanced core, added support for Virtex-6 and Spartan-6.
06/22/11	1.6	Add new family support. Update to ISE 13.2.
08/15/11	1.7	Updated to include web registration information.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.