

Introduction

The Xilinx Universal Serial Bus 2.0 High Speed Device with Processor Local Bus (PLB) enables USB connectivity to the user's design with a minimal amount of resources. This interface is suitable for USB-centric, high-performance designs, bridges and legacy port replacement operations.

Features

- Compliant with the USB 2.0 Specification.
- Supports High Speed and Full Speed.
- PLB Slave Interface based on PLB v4.6 specification.
- USB transceiver macrocell interface with a Low Pin interface (ULPI) to external USB PHY. Supports positive and negative ULPI clocks.
- Eight endpoints, including one control endpoint 0. Endpoints 1 - 7 may be bulk, interrupt, or isochronous. Endpoints are individually configurable.
- Uses Block RAM for endpoint buffers. Each endpoint has two ping-pong buffers.

LogiCORE™ Facts		
Core Specifics		
Supported Device Family	Virtex™-4, Virtex-5,, Spartan™-3, Spartan-3A, Spartan-3AN, Spartan-3A DSP, Spartan-3E, Spartan-3XA, Spartan-3EXA	
Version of core	xps_usb2_device	v1.00a
Resources Used		
	Min	Max
Slices	1249	1249
LUTs	2232	2232
FFs	588	588
Block RAMs	4	4
Special Features	None	
Provided with Core		
Documentation	Product Specification	
Design File Formats	VHDL	
Constraints File	UCF	
Verification	VHDL Test bench	
Instantiation Template	VHDL Wrapper	
Reference Designs & application notes	None	
Additional Items	None	
Design Tool Requirements		
Xilinx Implementation Tools	ISE™ 9.2 or later	
Verification	ModelSim® SE/EE 6.1e or later	
Simulation	ModelSim SE/EE 6.1e or higher	
Synthesis	XST	
Support		
Provided by Xilinx, Inc.		

Functional Description

The USB 2.0 protocol multiplexes many devices over a single, half-duplex, serial bus. The bus runs at 480 Mbps (High Speed) or at 12 Mbps (Full Speed) and is designed to be plug-and-play. The host always controls the bus and sends tokens to each device specifying the required action. Each device has an address on the USB 2.0 bus and has one or more endpoints that are sources or sinks of data. All devices have the system control endpoint (endpoint 0).

The XPS USB 2.0 Device has eight endpoints - one control endpoint (endpoint zero) and seven user endpoints.

Endpoint 0 of the USB 2.0 Device has different requirements than the seven user endpoints. Endpoint 0 handles control transactions only, which start with an 8-byte setup packet and are then followed by zero or more data packets. The setup packet is always stored in a dedicated location in the DPRAM at an address offset of 0×80 . When a setup packet is received, the SETUP bit of the **Status Register** is set. Data packets are a maximum of 64 bytes. These data packets are stored in a single bidirectional data buffer set up by the configuration memory of Endpoint 0 located at the address offset 0×0 in the DPRAM. When a data packet is transmitted or received successfully, the Data Buffer Free and Data Buffer Ready bits of the Status Register are set respectively.

The seven user endpoints of the USB 2.0 Device can be configured as bulk, interrupt, or isochronous. In addition, endpoints can be configured as INPUT (to the host) or OUTPUT (from the host). Each of these endpoints has 2 ping-pong buffers of the same size for endpoint data. Data buffers for user endpoints are unidirectional, as configured by the Endpoint Configuration and Status register of the respective endpoint. The size of the buffers can be configured from 0 to 512 bytes for bulk and interrupt endpoints, and up to 1024 bytes for isochronous endpoints. When the host wants to send data to an endpoint of the device, it sends an OUT token along with the address of the device and the endpoint number, followed by the data. To receive the data, the host sends an IN token with the device address and endpoint number, and waits for data from the device.

The XPS USB 2.0 High Speed Device core with the PLB and ULPI interfaces is shown in **Figure 1** and described in the subsequent sections.




Figure 1: XPS USB 2.0 Device with PLB and ULPI interfaces

Control and Status Registers

The USB 2.0 Device includes a few 32-bit registers, which provide control and status information of the core, and are accessed from the PLB bus. An **Interrupt Enable Register (IER)** allows generation of a PLB interrupt based on specific Status Register bits.

USB 2.0 SIE

The USB 2.0 Serial Interface Engine (SIE) handles the serialization and de-serialization of USB traffic at the byte level and the multiplexing and demultiplexing of USB data to and from the endpoints of the core. The SIE also handles USB 2.0 state transitions, such as suspend, resume, and USB reset.

The SIE interfaces to the PHY using a ULPI interface that requires 12 pins. Data to the FPGA from the USB is received from the PHY, error checked and loaded into the appropriate area of the DPRAM. Data from the FPGA that is to be sent over the USB, is loaded from the DPRAM, protocol wrapped, then when the protocol allows, presented to the PHY, one byte at a time. Details of the ULPI and UTMI interfaces is beyond the scope of this document.

The status of the current USB transactions are signalled by the SIE to the status register. Certain conditions can be enabled through the IER to generate an interrupt on the PLB bus.

Control of the USB SIE comes from 4 sources:

1. The lower 64 bytes of the DPRAM contain the control and status locations for each endpoint.
2. The Control and Status Registers provide overall start and stop, status indication, enabling of interrupts via status register bits, address control on USB, current Start of Frame timing information, and endpoint Buffer Ready indication.
3. The logic of the USB SIE of the core is coded to reflect the requirements of Chapter 8 of the USB 2.0 Specification.
4. The USB is presented to the SIE over the ULPI PHY interface. The SIE natively implements the ULPI protocol.

Dual Port Block RAM (DPRAM)

The DPRAM is the data storage area between the USB SIE and the PLB bus interface. Port A of the DPRAM is used by the SIE and Port B is used by the PLB bus. Both ports are 32-bit wide.

The USB 2.0 Device uses 4 BRAMs implemented as 2K x 8 bits each, with dual asynchronous clock ports. Extra address lines are synthesized in the core so that the 4K byte BRAMs can be used if extra buffer space is required.

Data from the USB 2.0 Device is stored in the appropriate locations in the DPRAM by the SIE through Port A. The firmware or hardware being utilized by the user accesses the data through Port B over the PLB. Data to the USB 2.0 Device is loaded by the user through the PLB to Port B, into appropriate locations in the DPRAM. When the PC requests data from the device, the SIE accesses this data from Port A.

The DPRAM is seen by the SIE as eight endpoint FIFOs and a control register area that defines how the memory is arranged. Each FIFO is double buffered to help support the high throughput possible with USB 2.0. One buffer may be used for a current USB transaction, while the other buffer is available to the user application for processing. The storage areas are treated as FIFOs only from the point of view of the SIE. The firmware or hardware utilized by the user can access the storage as ordinary RAM over the PLB. DPRAM based registers are located in the lower 64 bytes of the DPRAM that control the layout of each FIFO of the endpoints in the DPRAM and also report the status of each FIFO buffer (ready, not ready, count).

PLB Interface

The PLB bus interface connects Port B of the DPRAM and the Control and Status Registers to the PLB bus. This is a PLB slave interface. Byte, half word, and word transfers are supported for the DPRAM interface, but only word transfers are supported for the register interface.

USB 2.0 PHY

The USB PHY can be any ULPI compliant PHY on the market. The primary job of the PHY is to manage the bit level serialization and de-serialization of USB 2.0 traffic. To do this, it must detect and recover the USB bus clock. The clock runs at 480 MHz, a speed that is too fast for practical implementation on the FPGA. Because 480 MHz is also too fast for the USB SIE clock, the PHY interfaces to the SIE on a byte serial basis and generates a 60 MHz clock which runs the SIE side of the USB 2.0 Device.

Test Mode Support

The USB 2.0 Device provides test mode support to facilitate compliance testing.

Three test modes are supported:

- **Test Mode J:** The core transmits a continuous chirp J and remains in this state until the time when it is reset.
- **Test Mode K:** The core transmits a continuous chirp K and remains in this state until the time when it is reset.
- **Test Mode NAK:** The core searches for any IN token with a valid crc5. If crc5 is valid, the core sends a NAK, otherwise it waits for the next valid IN token. The core remains in this state until it is reset.

Test mode packet: As specified by the USB 2.0 Specification, the core transmits a test packet which is composed of a predefined sequence of bytes and is used for analog testing of the USB in the high speed mode. The packet data is loaded into a predefined sequence of locations in the DPRAM. This routine repeats continuously until the core is reset.

Clocking and Reset

Clocking

The clock to the USB 2.0 Device runs at 480 MHz when operating at high speed. Because this frequency is too high for the SIE clock, as well as for the FPGA, the PHY interfaces with the SIE and generates a 60 MHz clock.

The USB 2.0 Device uses two clocks:

- **PLB CLK:** The PLB Bus interface, Port B of the DPRAM and the PLB registers use this clock. The minimum PLB CLK frequency needed to achieve the maximum performance of 480 MHz is 60 MHz.
- **ULPI CLK:** The SIE interface and Port A of the DPRAM operate using this clock. The ULPI clock is generated by the PHY and has a fixed frequency of 60 MHz.

Reset

The XPS USB 2.0 Device core is reset using the PLB_Rst signal that resets all devices that are connected to the PLB Bus in the processor system. The minimum duration of the reset pulse required to reset the logic on the SIE side is 1 ULPI clock period.

Interrupts

The USB 2.0 Device has a single interrupt line (usb_irpt) to indicate an interrupt. Interrupts are indicated by asserting the usb_irpt signal (transition of the usb_irpt from a logic '0' to a logic '1').

The Interrupt Enable Register allows specific bits of the Status Register to generate interrupts. The Master Enable bit of this register allows all interrupts to be disabled simultaneously. The interrupt condition is cleared when the corresponding bit of the Status Register is cleared by writing a '1' to it. During power on, the usb_irpt signal is driven low.

The following two conditions cause the usb_irpt signal to be asserted:

- If a bit in the SR is '1' and the corresponding bit in the IER is '1'.
- Changing an IER bit from a '0' to '1', when the corresponding bit in the ISR is already '1'.

Two conditions cause the usb_irpt signal to be de-asserted:

- Clearing a bit in the SR that is '1' by writing a '1' to it, provided the corresponding bit in the IER is '1'.
- Changing an IER bit from '1' to '0', when the corresponding bit in the SR is '1'.

When both de-assertion and assertion conditions occur simultaneously, the usb_irpt signal is de-asserted first, then is reasserted if the assertion condition remains true.

I/O Signals

Description of the I/O signals for the XPS USB 2.0 Device is given in [Table 1](#).

Table 1: XPS USB 2.0 Device External I/O

Port	Signal Name	I/O	Description
System Signals			
P1	PLB_Clk	I	Clock: All host interface signals are synchronous to this clock.
P2	PLB_Rst	I	Reset: The MOST core is reset to the default state upon assertion of this signal.
P3	ULPI_Clock	I	USB Clock: All USB protocol interface signals are synchronous to this clock.
PLB Interface Signals			
P4	PLB_PAValiid	I	Select: Indicates an active read or write access. This signal qualifies all bus inputs from the PLB master.
P5	PLB_RNW	I	Read not Write: '1' --> Read access; '0' --> Write access.
P6	PLB_ABus[0:31]	I	Address: Bus used to specify the address being accessed either for a read or write.
P7	PLB_wrDBus[0:C_SPLB_DWIDTH-1]	I	Write Data Bus: Data to be written to the address specified by either PLB_ABus (for single transfer) or generated address (for line, sequential and fixed length burst). The write is acknowledged by SI_wrDAck and SI_wrComp when complete.
P8	PLB_BE[0:C_SPLB_DWIDTH/8-1]	I	Byte Enable: Selects which byte lane of the data bus is being accessed.

Table 1: XPS USB 2.0 Device External I/O (Contd)

Port	Signal Name	I/O	Description
P9	PLB_size[0:3]	I	Transfer Size: Indicates the size of requested transfer. 4'h0 --> Single transfer Others --> Not supported.
P10	PLB_masterID[0:C_SP LB_MID_WIDTH]	I	Master Identification: Indicates the identification of the master of the current transfer. SI_MBusy, SI_MRdErr and SI_MWrErr must be driven using this identification.
P11	PLB_type[0:2]	I	Transfer Type: Indicates the type of transfer requested. Supported transfer type is memory transfer ("000").
P12	PLB_Msize[0:1]	I	Master Size: Indicates the data bus width of the associated master. "00" --> 32-bit master "01" --> 64-bit master "10" --> 128-bit master "11" --> 256-bit master. This is not supported by Xilinx PLB V4.6.
P13	SI_addrAck	O	Address Acknowledge: When asserted, indicates that the address is latched. This is delayed PLB_PAVAlid generated as pulse. All the PLB input signals must latched as they will not be available after SI-addrAck is asserted.
P14	SI_SSize[0:1]	O	Write Data Acknowledge: Indicates the slave size. This is always "00" as the slave supported is 32-bit.
P15	SI_wrDAck	O	Write Data Acknowledge: When asserted, indicates that the data currently on the PLB_wrDBus is no longer required
P16	SI_wrComp	O	Write Data Complete: When asserted, indicates the end of the current write transfer
P17	SI_rdDBus[0:C_SPLB_ DWIDTH-1]	O	Read Data: Data to be written to the address specified by either PLB_ABus (for single transfer) or generated address (for line, sequential and fixed length burst). Data is valid when a read request followed by an acknowledge (SI_rdDAck) is asserted. Data is mirrored for 64 and 128 data width.
P18	SI_rdWdAddr[0:3]	O	Read Word Address: Indicates the word address within the line of data requested of a data word transferred as part of a read line transfer.
P19	SI_rdDAck	O	Read Data Acknowledge: When asserted, indicates that the data currently on the SI_rdDBus is valid.
P20	SI_rdComp	O	Read Data Complete: When asserted, indicates that the read transfer is either complete or will be complete in the next clock cycle.
P21	SI_MBusy[0:C_SPLB_ NUM_MASTERS-1]	O	Busy: Indicates that the slave is busy in performing read or write transfer. Only SI_MBusy[PLB_masterID] must be asserted and remaining bits must be driven zero.
P22	SI_MWrErr[0:C_SPLB_ _NUM_MASTERS-1]	O	Write Error: Indicates that the write transfer has encountered an error. Only SI_MWrErr[PLB_masterID] must be asserted and remaining bits must be driven zero.
P23	SI_MRdErr[0:C_SPLB_ _NUM_MASTERS-1]	O	Read Error: Indicates that the read transfer has encountered an error. Only SI_MRdErr[PLB_masterID] must be asserted and remaining bits must be driven zero.
Unused PLB Interface Signals			

Table 1: XPS USB 2.0 Device External I/O (Contd)

Port	Signal Name	I/O	Description
P24	PLB_UABus[0:31]	I	Signal is available in port list for compliance purpose, but ignored internally
P25	PLB_SAVValid	I	Signal is available in port list for compliance purpose, but ignored internally
P26	PLB_rdBurst	I	Signal is available in port list for compliance purpose, but ignored internally
P27	PLB_wrBurst	I	Signal is available in port list for compliance purpose, but ignored internally
P28	PLB_rdPrim	I	Signal is available in port list for compliance purpose, but ignored internally
P29	PLB_abort	I	Signal is available in port list for compliance purpose, but ignored internally
P30	PLB_busLock	I	Signal is available in port list for compliance purpose, but ignored internally
P31	PLB_TAttribute[0:15]	I	Signal is available in port list for compliance purpose, but ignored internally
P32	PLB_lockerr	I	Signal is available in port list for compliance purpose, but ignored internally
P33	PLB_wrPendReq	I	Signal is available in port list for compliance purpose, but ignored internally
P34	PLB_rdPendReq	I	Signal is available in port list for compliance purpose, but ignored internally
P35	PLB_wrPendPri[0:1]	I	Signal is available in port list for compliance purpose, but ignored internally
P36	PLB_rdPendPri[0:1]	I	Signal is available in port list for compliance purpose, but ignored internally
P37	PLB_reqPri[0:1]	I	Signal is available in port list for compliance purpose, but ignored internally
P38	SI_wait	O	Signal is available in port list for compliance purpose, but driven with zero
P39	SI_rearbitrate	O	Signal is available in port list for compliance purpose, but driven with zero
P40	SI_wrBTerm	O	Signal is available in port list for compliance purpose, but driven with zero
P41	SI_rdBTerm	O	Signal is available in port list for compliance purpose, but driven with zero
P42	SI_rdWdAddr[0:3]	O	Signal is available in port list for compliance purpose, but driven with zero
P43	SI_MIRQ[0:C_SPLB_NUM_MASTERS-1]	O	Signal is available in port list for compliance purpose, but driven with zero
USB Specific Signals			
P44	ULPI_Dir	I	Direction: Direction of data flow between host and device

Table 1: XPS USB 2.0 Device External I/O (Contd)

Port	Signal Name	I/O	Description
P45	ULPI_Next	I	Next: Indicator of when the PHY is ready for the next bit
P46	ULPI_Stop	O	Stop: Indicator that transmission of last byte is complete
P47	ULPI_Reset	O	Reset: Active High reset to the PHY
P48	ULPI_Data_I(7:0)	I	Input Data: Input data to the core from the host
P49	ULPI_Data_O(7:0)	O	Output Data: Output data from the core to the host
P50	ULPI_Data_T	O	Tri-state: ULPI_Data is a 3-state port, with ULPI_Data_I as the IN port, ULPI_Data_O as the OUT port and ULPI_Data_T as the tristate output.
P51	usb_irpt	O	Interrupt: Active High Interrupt Line
P52	configured	O	Test Mode: Used for test modes for USB 2.0 certification
P53	spare1	O	Test Mode: Used for test modes for USB 2.0 certification
P54	spare2	O	Test Mode: Used for test modes for USB 2.0 certification
Optional Ports used for Debug Purpose			
P55	vbus_detect	O	VBUS Detect: Indicator that a valid V _{BUS} has been detected
P56	show_currentspeed	O	Speed: USB 2.0 Device current speed indicator. '0' indicates FULL Speed and '1' indicates HIGH Speed.
P57	running	O	Run Status: Indicator that the USB 2.0 Device is running. When '0', it indicates that the SIE is reset and will not respond to USB traffic.
P58	suspended	O	Suspend: USB 2.0 Device suspend indicator
P59	disconnected	O	Disconnect: USB cable disconnected indicator

Design Parameters

To obtain an XPS USB2.0 Device that is uniquely tailored to the user system requirements, certain features can be parameterized in the XPS USB2.0 Device design. The features that can be parameterized in the Xilinx XPS USB2.0 Device design are shown in [Table 2](#)

Table 2: XPS USB2.0 Device Design Parameters

Generic	Feature/Description	Parameter Name	Allowable Values	Default Value	VHDL Type
System Parameter					
G1	Device family	C_FAMILY	Virtex-4, Virtex-5, Spartan-3, Spartan-3A, Spartan-3AN, Spartan-3ADSP, Spartan-3E, Spartan-3XA, Spartan-3EXA	Virtex-4	String
PLB Parameters					
G2	Device base address	C_BASEADDR	Valid address range ¹	None ²	std_logic_vector

Table 2: XPS USB2.0 Device Design Parameters

Generic	Feature/Description	Parameter Name	Allowable Values	Default Value	VHDL Type
G3	Device maximum address	C_HIGHADDR	Refer footnote 1 and 2	Refer footnote 1 and 2	std_logic_vector
G4	PLB data bus width (in bits)	C_SPLB_DWIDTH	32, 64, 128	32	Integer
G5	PLB master ID width	C_SPLB_MID_WIDTH	\log_2 (C_SPLB_NUM_MASTERS), with minimum value of 1	1	Integer
G6	Number of PLB masters	C_SPLB_NUM_MASTERS	1 - 16	1	Integer

1. Address range specified by C_BASEADDR and C_HIGHADDR must be at least 0x8000 and must be power of 2. C_BASEADDR must be multiple of the range, where the range is C_HIGHADDR - C_BASEADDR + 1
2. No default value will be specified to insure that the actual value is set, i.e if the value is not set, a compiler error will be generated. The address range must be at least 0x7FFF. For example, C_BASEADDR = 0x80000000, C_HIGHADDR = 0x80007FFF.

Parameter - Port Dependencies

The width of some of the XPS USB2.0 Device signals depends on parameters selected in the design. The dependencies between the XPS USB2.0 Device design parameters and I/O signals are shown in [Table 3](#).

Table 3: XPS USB2.0 Device Parameter Port Dependencies

Generic or Port	Name	Affects	Dep.	Relationship Description
Design Parameters				
G3	C_HIGHADDR		G2	Address range pair dependency
G4	C_SPLB_DWIDTH	P7, P8, P17		Specifies signal vector width
G5	C_SPLB_MID_WIDTH	P10	G6	Specifies signal vector width
G6	C_SPLB_NUM_MASTERS	P21, P22, P23, P43		Specifies signal vector width
I/O Signals				
P7	PLB_wrDBus		G4	Width varies with the value of C_SPLB_DWIDTH
P8	PLB_BE		G4	Width varies with the value of C_SPLB_DWIDTH
P17	SI_rdDBus		G4	Width varies with the value of C_SPLB_DWIDTH
P10	PLB_masterID		G5	Width varies with the value of \log_2 (C_SPLB_NUM_MASTERS), with minimum value of 1

Table 3: XPS USB2.0 Device Parameter Port Dependencies

Generic or Port	Name	Affects	Dep.	Relationship Description
P21	SI_MBusy		G6	Width varies with the value of C_SPLB_NUM_MASTERS
P22	SI_MWrErr		G6	Width varies with the value of C_SPLB_NUM_MASTERS
P23	SI_MRdErr		G6	Width varies with the value of C_SPLB_NUM_MASTERS
P43	SI_MIRQ		G6	Width varies with the value of C_SPLB_NUM_MASTERS

Register Bit Ordering

All registers use big-endian bit ordering where bit-0 is MSB and bit-31 is LSB. Table 4 shows the bit ordering.

Table 4: Register Bit Ordering

0	1	2	29	30	31
MSB					LSB

Register Descriptions

The memory map for the USB 2.0 Device, shown in Table 5, includes endpoint configuration space (offset 0x0000), setup packet storage space (offset 0x0080), RAM for endpoint buffers (offset 0x0088), and register space for the Control and Status Registers (offset 0x4000). Table 6 lists the mapping for endpoint configuration space. All offsets are byte offsets.

Table 5: USB 2.0 Device Address Map

Address Offset	Memory/Register Space
0x0000	Endpoint Configuration Registers
0x0080	Setup Packet Storage Word 0
0x0084	Setup Packet Storage Word 1
0x0088	RAM for endpoint buffers
0x4000	USB Address Register
0x4004	Control Register
0x4008	Status Register
0x400C	Frame Number Register
0x4010	Interrupt Enable Register
0x4014	Buffer Ready Register
0x4018	Test Mode Register

Endpoint Configuration and Status Registers

The Endpoint Configuration and Status register control the operational characteristics of each endpoint and reports its current condition.

The total endpoint configuration register space is divided between the eight endpoints of the USB 2.0 Device as shown in [Table 6](#).

Table 6: Endpoint Configuration Registers

Address Offset	Memory/Register Space
0x00	Endpoint 0
0x10	Endpoint 1
0x20	Endpoint 2
0x30	Endpoint 3
0x40	Endpoint 4
0x50	Endpoint 5
0x60	Endpoint 6
0x70	Endpoint 7

Each endpoint has four 32-bit words that describe the behavior of the endpoint. These words are located sequentially and arranged by endpoint number as shown in [Table 7](#).

Table 7: Endpoint Configuration Words

Address Offset	Memory/Register Space
0x00	Endpoint configuration and status register
0x04	Reserved
0x08	Buffer 0 count: 0 to 1024
0x0C	Buffer 1 count: 0 to 1024

The bit description for the Endpoint Configuration and Status Registers is given in [Table 8](#). All the bits of this register can be modified by the firmware. Under normal operation, some of the bits are modified by the USB SIE itself, and only their initial values need to be set by the firmware.

Table 8: Endpoint Configuration and Status Register

Bit(s)	Name	Access	Default Value	Description
0	EP_VALID	R/W	0	Master enable bit; '1'=Enable, '0'=Disable
1	EP_STALL	R/W	0	When '0', the endpoint accepts IN's and OUT's; When '1', the endpoint responds to the host only with a STALL.
2	EP_OUT_IN	R/W	0	IN/OUT is with respect to the host. When '0', the core receives data from the host (OUT from host); When '1', the core sends data to the host (IN to host).

Table 8: Endpoint Configuration and Status Register (Contd)

Bit(s)	Name	Access	Default Value	Description
3	EP_ISO	R/W	0	When '1', the endpoint behaves as an isochronous endpoint. ISO endpoints do not send or expect ACK or NAK.
4	EP_DATA_TOGGLE	R/W	0	Used as a weak form of synchronization; When '0', the next DATA packet must be a DATA0 packet; When '1', the next packet must be a DATA1 packet. Can be explicitly set in response to a driver command.
5	EP_BUFFER_SELECT	R/W	0	Implements ping-pong buffers; When '0', Buffer 0 is used; When '1', Buffer 1 is used; This bit is toggled by the SIE from buffer to buffer.
6-16	EP_PACKET_SIZE	R/W	0	Endpoint packet size
17-18	Reserved	R/W	0	Reserved for future use
19-31	EP_BASE	R/W	0	Base offset of the buffers in the DPRAM

The VALID, STALL, OUT_IN, and ISO bits are set by the firmware to define how the endpoint operates. For example, to set up the endpoint to receive bulk OUT's from the PC, set EP_VALID='1', EP_OUT_IN='0', EP_STALL='0', and EP_ISO='0'.

The EP_DATA_TOGGLE and EP_BUFFER_SELECT bits are modified by the USB SIE in response to USB operations and only their initial values are set by the firmware.

Buffer Count Register

The Buffer 0 Count and Buffer 1 Count registers, shown in Table 9, indicate the amount of data in the respective buffers. If the endpoint is an OUT endpoint, then the SIE sets the value of this register at the end of a successful reception from the host. If the endpoint is an IN endpoint, then the firmware sets the value of this register before transmission.

These registers are 32-bit wide and have R/W access.

Table 9: Buffer Count Register

Bit(s)	Name	Access	Default Value	Description
0-20	Reserved	R/W	0	Reserved for future use
21-31	(In/Out)_Pkt_Count(10:0)	R/W	0	Packet count in the buffer

USB Address Register

The USB Address register, shown in Table 10, contains the host-assigned USB address of the device. There are 128 possible USB devices on the USB. Therefore, the register takes values from 0 to 127. The lower seven bits of the register (6:0) are used to set the address. An address of 0 indicates that the device is un-enumerated. Address 0 is the default address of all USB devices at plug-in time and the address value on hardware reset.

This register is 32-bit wide and has R/W access

Table 10: USB Address Register

Bit(s)	Name	Access	Default Value	Description
0-24	Reserved	R/o	0	Reserved for future use
25-31	USB Address	R/W	0	Indicates the USB address of the device.

Control Register

As as shown in [Table 11](#), only bit 31 of this register is used. This bit indicates SIE operation. When clear, the USB SIE is paused and will not respond to any USB activity. When set, the SIE operates normally.

Table 11: Control Register

Bit(s)	Name	Access	Default Value	Description
0	MASTER_READY	R/W	0	When '0', the USB SIE is paused and does not respond to any USB activity. When '1', the SIE operates normally.
1-31	Reserved	R/o	0	Reserved for future use

Status Register

The Status Register (SR), shown in [Table 12](#), reports status on the operation of the USB 2.0 Device. Bits of this register get cleared as soon as they are read.

Table 12: Status Register

Bit(s)	Name	Access	Default Value	Description
0-7	Reserved	R/o	0	Reserved for future use.
8	USB Reset	R/o	0	Active high reset signal from the core to the host; It remains set for up to 3 ms.
9	USB Suspend	R/o	0	Active high suspend signal; It remains set as long as the core is suspended.
10	USB Disconnect	R/o	0	When '1', indicates that the USB cable is unplugged; When '0', indicates that the USB cable is connected.
11	Data Buffer Ready	R/o	0	When '1', indicates that endpoint 0 packet has been received.
12	Data Buffer Free	R/o	0	When '1', indicates that endpoint 0 packet has been transmitted.
13	SETUP	R/o	0	When '1', indicates that endpoint 0 Setup packet has been received.
14	SOF	R/o	0	When '1', indicates that Start of Frame packet has been received; Start of Frames happen every 125 us in the High Speed mode.

Table 12: Status Register (Contd)

Bit(s)	Name	Access	Default Value	Description
15	High Speed	R/o	0	When '1', indicates that the USB 2.0 Device is running at High Speed; When '0', indicates that the USB 2.0 Device is running at Full Speed.
16	EP-7 2nd Buf Comp	R/o	0	When '1', indicates that the 2nd buffer of endpoint 7 is complete.
17	EP-6 2nd Buf Comp	R/o	0	When '1', indicates that the 2nd buffer of endpoint 6 is complete.
18	EP-5 2nd Buf Comp	R/o	0	When '1', indicates that the 2nd buffer of endpoint 5 is complete.
19	EP-4 2nd Buf Comp	R/o	0	When '1', indicates that the 2nd buffer of endpoint 4 is complete.
20	EP-3 2nd Buf Comp	R/o	0	When '1', indicates that the 2nd buffer of endpoint 3 is complete.
21	EP-2 2nd Buf Comp	R/o	0	When '1', indicates that the 2nd buffer of endpoint 2 is complete.
22	EP-1 2nd Buf Comp	R/o	0	When '1', indicates that the 2nd buffer of endpoint 1 is complete.
23	Not Used	R/o		
24	EP-7 1st Buf Comp	R/o	0	When '1', indicates that the 1st buffer of endpoint 7 is complete.
25	EP-6 1st Buf Comp	R/o	0	When '1', indicates that the 1st buffer of endpoint 6 is complete.
26	EP-5 1st Buf Comp	R/o	0	When '1', indicates that the 1st buffer of endpoint 5 is complete.
27	EP-4 1st Buf Comp	R/o	0	When '1', indicates that the 1st buffer of endpoint 4 is complete.
28	EP-3 1st Buf Comp	R/o	0	When '1', indicates that the 1st buffer of endpoint 3 is complete.
29	EP-2 1st Buf Comp	R/o	0	When '1', indicates that the 1st buffer of endpoint 2 is complete.
30	EP-1 1st Buf Comp	R/o	0	When '1', indicates that the 1st buffer of endpoint 1 is complete.
31	EP-0 Buf Comp	R/o	0	When '1', that the single buffer of endpoint 0 is complete; This buffer is bidirectional.

Frame Number Register

The Frame Number Register (FNR), shown in [Table 13](#), is composed of two fields - Frame and Microframe. Frames are sent once every 1 ms and denote the beginning of a USB frame. All host scheduling starts at the start of Frame Time. The Microframe field is the result of additional Start of Frame tokens, sent once every 125 us. When the USB is operated in the High Speed mode, this can

generate a potentially high rate of interrupts. Therefore, the interrupt enable of Start of Frame should be used with caution.

Frame count values are of 11 bits and Microframe count values are of 3 bits.

Table 13: Frame Number Register

Bit(s)	Name	Access	Default Value	Description
0-17	Reserved	R/o	0	Reserved for future use
18-28	Frame number(10:0)	R/o	0	Frame numbers - 0 to 2047
29-31	Microframe number(2:0)	R/o	0	Microframe numbers - 0 to 7

Interrupt Enable Register

The Interrupt Enable Register (IER), shown in [Table 14](#), allows specific bits of the Status Register to generate interrupts. The Master Enable bit of this register allows all interrupts to be disabled simultaneously. The interrupt condition is cleared when the corresponding bit of the Status Register is cleared.

A specific bit of the IER may be cleared to prevent a long duration condition, such as USB Reset, from continuously generating an interrupt.

Table 14: Interrupt Enable Register

Bit(s)	Name	Access	Default Value	Description
0	Master Enable	R/W	0	When '1', enables setting of all other interrupts
1-7	Reserved	R/W	0	Reserved for future use
8	USB Reset	R/W	0	When '1', enables USB resets to generate an Interrupt Request (IRQ)
9	USB Suspend	R/W	0	When '1', enables USB Suspend to generate an IRQ
10	USB Disconnect	R/W	0	When '1', enables USB Disconnects to generate an IRQ
11	FIFO Buf Rdy	R/W	0	When '1', enables a received data packet on endpoint 0 to generate an IRQ
12	FIFO Buf Free	R/W	0	When '1', enables a successfully transmitted data packet on endpoint 0 to generate an IRQ
13	Setup Packet	R/W	0	When '1', enables a received setup packet to generate an IRQ
14	SOF Packet	R/W	0	When '1', enables a Start of Frame to generate an IRQ
15	High Speed	R/W	0	When '1', enables an IRQ when the core operates at High Speed
16	EP-7 2nd Buf Comp	R/W	0	When '1', enables an IRQ when 2nd buffer of Endpoint 7 is complete

Table 14: Interrupt Enable Register (Contd)

Bit(s)	Name	Access	Default Value	Description
17	EP-6 2nd Buf Comp	R/W	0	When '1', enables an IRQ when 2nd buffer of Endpoint 6 is complete
18	EP-5 2nd Buf Comp	R/W	0	When '1', enables an IRQ when 2nd buffer of Endpoint 5 is complete
19	EP-4 2nd Buf Comp	R/W	0	When '1', enables an IRQ when 2nd buffer of Endpoint 4 is complete
20	EP-3 2nd Buf Comp	R/W	0	When '1', enables an IRQ when 2nd buffer of Endpoint 3 is complete
21	EP-2 2nd Buf Comp	R/W	0	When '1', enables an IRQ when 2nd buffer of Endpoint 2 is complete
22	EP-1 2nd Buf Comp	R/W	0	When '1', enables an IRQ when 2nd buffer of Endpoint 1 is complete
23	Not Used	R/W	0	
24	EP-7 1st Buf Comp	R/W	0	When '1', enables an IRQ when 1st buffer of Endpoint 7 is complete
25	EP-6 1st Buf Comp	R/W	0	When '1', enables an IRQ when 1st buffer of Endpoint 6 is complete
26	EP-5 1st Buf Comp	R/W	0	When '1', enables an IRQ when 1st buffer of Endpoint 5 is complete
27	EP-4 1st Buf Comp	R/W	0	When '1', enables an IRQ when 1st buffer of Endpoint 4 is complete
28	EP-3 1st Buf Comp	R/W	0	When '1', enables an IRQ when 1st buffer of Endpoint 3 is complete
29	EP-2 1st Buf Comp	R/W	0	When '1', enables an IRQ when 1st buffer of Endpoint 2 is complete
30	EP-1 1st Buf Comp	R/W	0	When '1', enables an IRQ when 1st buffer of Endpoint 1 is complete
31	EP-0 Buf Comp	R/W	0	When '1', enables an IRQ when the single bidirectional buffer of Endpoint 0 is complete

Buffer Ready Register

The Buffer Ready Register (BFR) has a buffer ready bit corresponding to each buffer of each endpoint, as shown in Table 15. The firmware sets each bit when that buffer is ready for either USB IN or USB OUT traffic. Until that bit is set, an attempted IN or OUT to/from the buffer will result in a NAK to the host. The ability of the buffer to handle an IN or OUT is determined by the EP_OUT_IN bit in the

corresponding endpoint's Configuration and Status register. It should be noted that as per the USB 2.0 Specification, endpoint 0 has only one buffer that handles IN or OUT.

Table 15: Buffer Ready Register

Bit(s)	Name	Access	Default Value	Description
0-15	Reserved	R/o	0	Reserved for future use
16	EP-7 2nd Buffer Ready	R/W	0	When '1', the 2nd buffer of endpoint 7 is available for IN or OUT
17	EP-6 2nd Buffer Ready	R/W	0	When '1', the 2nd buffer of endpoint 6 is available for IN or OUT
18	EP-5 2nd Buffer Ready	R/W	0	When '1', the 2nd buffer of endpoint 5 is available for IN or OUT
19	EP-4 2nd Buffer Ready	R/W	0	When '1', the 2nd buffer of endpoint 4 is available for IN or OUT
20	EP-3 2nd Buffer Ready	R/W	0	When '1', the 2nd buffer of endpoint 3 is available for IN or OUT
21	EP-2 2nd Buffer Ready	R/W	0	When '1', the 2nd buffer of endpoint 2 is available for IN or OUT
22	EP-1 2nd Buffer Ready	R/W	0	When '1', the 2nd buffer of endpoint 1 is available for IN or OUT
23	Not Used	R/W		Endpoint 0 has only one buffer
24	EP-7 1st Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 7 is available for IN or OUT
25	EP-6 1st Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 6 is available for IN or OUT
26	EP-5 1st Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 5 is available for IN or OUT
27	EP-4 1st Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 4 is available for IN or OUT
28	EP-3 1st Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 3 is available for IN or OUT
29	EP-2 1st Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 2 is available for IN or OUT
30	EP-1 1st Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 1 is available for IN or OUT
31	EP-0 Buffer Ready	R/W	0	When '1', the 1st buffer of endpoint 0 is available for IN or OUT

Test Mode Register

The Test Mode Register (TMR) shown in [Table 16](#) defines the different test modes in which the USB 2.0 Device operates (see [Test Mode Support](#) for more details). The USB Implementers Forum, the

organization that controls USB logo certification, requires all USB 2.0 devices that operate at High Speed support these test modes.

Table 16: Test Mode Register

Bit(s)	Name	Access	Default Value	Description
0-28	Reserved	R/o	0	Reserved for future use
29-31	Test Mode(2:0)	R/W	0	Value defines the test mode. 0 - Normal Mode 1 - Test Mode J 2 - Test Mode K 3 - Test Mode NAK 4 - Test Mode Packet

Programming the Core

This section describes how to program the USB 2.0 Device for various operations. For applications that use the Xilinx driver, users are expected to change the Vendor ID before using the XPS USB 2.0 Device.

Initialization

Configuring an Endpoint

Program the individual Endpoint Configuration and Status Registers to configure the respective endpoints:

- A specific endpoint can be enabled by writing a '1' to the EP_VALID bit of the endpoint's configuration and status register.
- The direction of an endpoint can be set to IN by writing '1', or to OUT by writing '0' to the EP_OUT_IN bit of the register.
- The endpoint can be configured as an isochronous endpoint by writing a '1', or as a bulk endpoint by writing '0' to the EP_ISO bit of the register.
- The packet size for the endpoint can be set by writing to the EP_PACKET_SIZE bits of the register.
- The base offset of the endpoint buffers in the DPRAM can be set by writing to the EP_BASE bits of the register.

Operating in the Interrupt Mode

If desired, configure the device to operate in the interrupt mode after enabling the desired interrupts in the Interrupt Enable Register.

- Interrupts for USB Reset, Suspend and Disconnect can be enabled by writing to those specific bits of the IER.
- To generate an interrupt when the core is operating in High Speed, the High Speed bit of the IER should be set.
- To generate an interrupt when the core is operating in High Speed, the High Speed bit of the IER should be set.
- To generate an interrupt when a startup packet or SOF packet is received, those bits of the IER must be set.

- For endpoint 0, the Fifo Buffer Ready and Fifo Buffer Free bits of the IER must be set to generate interrupts when packets are received or transmitted respectively.
- For all other endpoints, the respective Buffer Complete bit of the IER must be set to generate interrupts when that endpoint buffer is complete.

Enabling the USB 2.0 Device

Set the MASTER_READY bit of the Control Register to '1' to enable the configured endpoints for operation.

Setting the USB 2.0 Device Address

Set the device to the unenumerated state by writing an address of 0 to the USB Address Register

Handling a Control Packet

1. Poll the SETUP bit of the Status Register for '1' to detect the reception of the setup packet.
2. Read the setup packet from the buffer location of Endpoint 0 in the DPRAM, which will cause the SETUP bit of the Status Register to be cleared.
3. Process the received Chapter 9 (as detailed in the USB 2.0 Specification) command and prepare a buffer for response that must be sent for the subsequent IN packet.

Handling Bulk/Isochronous IN Transactions

For a Bulk or Isochronous IN transaction, the following steps are performed:

1. Write the IN packet into the selected endpoint buffer location in the DPRAM.
2. Write the packet count into the specific endpoint buffer's Buffer Count Register.
3. Set the Buffer Ready bit for the selected endpoint buffer in the Buffer Ready Register.
4. Poll the Buffer Ready bit of the selected endpoint buffer in the Buffer Ready Register (this bit must be cleared) to ensure that the transmitted data has been received by the host and the buffer is available for the next write.

Handling Bulk/Isochronous OUT Transactions

When the host sends an OUT packet to an endpoint buffer on the device while the buffer is in use, the device core sends a NAK to the host. Once the buffer is free, the packet is written into the buffer and an ACK is automatically sent to the host.

On reception of the OUT packet, the following steps are performed:

1. Poll the Buffer Complete bit of the selected endpoint buffer in the Status Register to detect the reception of a packet.
2. Check that the received packet count matches with the specified packet count in the Buffer Count Register.
3. Read the OUT packet from the selected endpoint buffer location in the DPRAM.
4. Set the Buffer Ready bits of the selected endpoint buffer to prepare it for the next transaction.

Test Mode Operation

- The default mode of operation for the USB 2.0 Device is the normal mode, for which all the bits of the Test Mode Register are set to '0'.

- To put the core in Test Mode operation, program the bits [29:31] of the Test Mode Register for different test modes:
 - To put the core in Test mode J, program TMR[29:31]="001". In this mode, Chirp J sequences must be seen on the bus.
 - To put the core in Test mode K, program TMR[29:31]="010". In this mode, Chirp K sequences must be seen on the bus.
 - To put the core in Test mode NAK, program TMR[29:31]="011". In this mode, NAK must be seen on the bus.
 - To put the core in Test mode packet, program TMR[29:31]="100". In this mode, the test packet specified by the USB 2.0 Specification must be seen on the bus.

Timing Diagrams

The USB 2.0 Device supports two modes of transfer:

- Single read
- Single write

Single Read Transaction

When a transfer is enabled (PLB_PAVali d = '1'), the controller compares the incoming address (PLB_ABus) with the base address. If they match, it latches all the PLB inputs (as they will not be available after Sl_addrAck), decodes the latched address and returns the corresponding read data on the Sl_rdDBus. Sl_rdDAck qualifies the read data and Sl_rdComp implies the completion of the read transfer.

Sl_addrAck, Sl_rdDAck and Sl_rdComp must be asserted within 16 PLB clock cycles after the assertion of PLB_PAVali d (including the clock cycle where the PLB_PAVali d is asserted). There must be a minimum difference of two clock cycles between the assertion of Sl_addrAck and Sl_rdDAck.

The timing diagram for a single read transaction is shown in [Figure 2](#).

For single read transactions:

- Reads from address locations that are defined as reserved will return all 0s on the Sl_rdDBus bus.
- Reads from write only address locations will return all 0's on the Sl_rdDBus bus.




Figure 2: PLB Single Read Transaction Timing Diagram

Single Writes

When a transfer is enabled (PLB_PAVValid = '1'), the controller compares the incoming address (PLB_ABus) with the base address. If they match, it latches all the PLB inputs (as they will not be available after SI_addrAck), decodes the latched address and performs the corresponding write operation. The SI_wrComp indicates the completion of the write operation, and SI_wrDack indicates that the data on PLB_wrDBus is written to the addressed location.

SI_addrAck, SI_wrDack and SI_wrComp must be asserted within 16 PLB clock cycles after the assertion of PLB_PAVValid (including the clock cycle where the PLB_PAVValid is asserted).

The timing diagram for a single write transaction is shown in [Figure 3](#).

For single write transactions:

- Writes to address locations and bits that are defined as reserved will not have any effect.

- Writes to address locations defined as read only will not have any effect.




Figure 3: PLB Single Write Transaction Timing Diagram

Design Constraints

Location Constraints

The ULPI pins of the core should be connected to the corresponding pins of the ULPI PHY.

Timing Constraints

The core has two different clock domains: PLB_CLK and ULPI_Clock. A timing ignore constraint should be added to isolate these two clock domains. The constraints given below can be used with the USB 2.0 Device.

PERIOD Constraints for Clock Nets

ULPI_CLK

The ULPI clock input is generated through the ULPI PHY and has a fixed frequency of 60 MHz.

```
# Set the ULPI_CLK constraints
NET "ULPI_CLK" TNM_NET = "ULPI_CLK";
TIMESPEC "TS_ULPI_CLK" = PERIOD "ULPI_CLK" 16667 ps HIGH 50%;
```

PLB_CLK

The clock provided to PLB_CLK must be constrained for a clock frequency of 60 MHz - 100 MHz.

```
# Set the PLB_CLK constraints; This can be relaxed based on the actual frequency
NET "PLB_CLK" TNM_NET = "PLB_CLK";
TIMESPEC "TS_PLB_CLK" = PERIOD "PLB_CLK" 10 ns HIGH 50%;
```

Design Implementation

Target Technology

The USB 2.0 device can be implemented in Spartan 3, Spartan-3 XA, Spartan 3E, Spartan-3E XA, Spartan-3A, Spartan-3AN, Virtex-4 and Virtex-5 devices. The device used must have the following attributes:

- Large enough to accommodate the core.
- Contain a sufficient number of IOBs.

The intended technology for the following section is the Virtex-4 FPGA.

Device Utilization and Performance Benchmarks

Because the USB 2.0 Device core does not have any parameters, the core has a fixed count for the device resources as shown in [Table 17](#).

Table 17: Performance and Resource Utilization Benchmarks

Device Resources			f _{MAX} (MHz)
Slices	Slice Flip- Flops	4-input LUTs	PLB f _{MAX}
1249	588	2232	101.225

Reference Document(s)

Universal Serial Bus Specification, Revision 2.0

UTMI++ Low Pin Interface (ULPI) Specification, Revision 1.1

Revision History

Date	Version	Revision
10/30/2007	1.0	Initial Xilinx release.