Image Processing Pipeline

Subscribe to Alerts for notification of new or changed documents related to your product of interest. If you have a question about Xilinx documentation, please open a case with Technical Support.

Image Processing Pipeline

Name	Doc Version	Size	Date

Image Processing Pipeline v1.0 Data Sheet (PDF) View Document Details The Xilinx LogiCORE™ IP Image Processing Pipeline core provides an optimized hardware block to pre-process images captured by a color image sensor fitted with a Bayer Color Filter Array (CFA). The Image Processing Pipeline core provides an efficient and lowfootprint solution to correct defective pixels, interpolate the missing color components for every pixel, correct colors to adjust to lighting conditions, and set gamma to compensate for the intensity distortion of different display devices. Was this document helpful? Yes \| No	1.0	942 KB	04/24/2009

top