RapidIO Logical (I/O) and Transport Layer Interface Core

Subscribe to Alerts for notification of new or changed documents related to your product of interest. If you have a question about Xilinx documentation, please open a case with Technical Support.

RapidIO Logical (I/O) and Transport Layer Interface Core

Name	Doc Version	Size	Date

Serial RapidIO v5.4 Getting Started Guide (PDF) View Document Details This guide contains information about generating the LogiCORE™ IP Serial RapidIO Endpoint solution, which includes the Serial RapidIO Physical Layer and RapidIO Logical Layer cores. Was this document helpful? Yes \| No	8.0	1.93 MB	09/16/2009
Serial RapidIO v5.4 Data Sheet (PDF) View Document Details The LogiCORE™ IP Serial RapidIO Endpoint (EP) solution comprises a highly flexible and optimized Serial RapidIO Physical Layer core and a Logical (I/O) and Transport Layer interface. Was this document helpful? Yes \| No	2.0	316 KB	09/16/2009
Serial RapidIO v5.4 User Guide (PDF) View Document Details The Serial RapidIO User Guide provides information about the Xilinx® LogiCORE™ IP Serial RapidIO Solution. The Xilinx SRIO Solution consists of three Xilinx cores enhanced with reference designs and wrapper modules to create a functional endpoint. Was this document helpful? Yes \| No	3.0	5.62 MB	09/16/2009

top