Viterbi Decoder
Subscribe to Alerts | for notification of new or changed documents related to your product of interest.
Open a Case | If you have a question about Xilinx documentation, please submit a case to Technical Support.
Download Documentation Navigator | To intuitively find, filter and download documents.
Viterbi Decoder
| Date | Name |
|---|---|
| 10/18/2010 | LogiCORE IP Viterbi Decoder v7.0 User Guide(PDF, ver 1.0, 754 KB )
The LogiCORE™ IP Viterbi Decoder User Guide provides information about generating a Viterbi decoder core and customizing and simulating the core using provided examples. It also includes advice on designing with the core and troubleshooting tips. Design File(s): |
| 03/01/2011 | Viterbi Decoder v7.0 Data Sheet(PDF, ver 7.1, 1.21 MB )
The Viterbi Decoder is used in many Forward Error Correction (FEC) applications and in systems where data are transmitted and subject to errors before reception. The Viterbi Decoder is compatible with many common standards, such as DVB, 3GPP2, 3GPP LTE, IEEE 802.16, Hiperlan, and Intelsat IESS-308/309. |
| 01/18/2012 | LogiCORE IP Viterbi Decoder v8.0 Product Guide (AXI)(PDF, ver 1.0, 1.3 MB )
The Viterbi Decoder is used in many Forward Error Correction (FEC) applications and in systems where data are transmitted and subject to errors before reception. This document contains information about the AXI4 version of the core. |
top