XAUI

Subscribe to Alerts for notification of new or changed documents related to your product of interest. If you have a question about Xilinx documentation, please open a case with Technical Support.

XAUI

Name	Doc Version	Size	Date

XAUI v9.1 Data Sheet (PDF) View Document Details The LogiCORE™ IP XAUI core is a high-performance, low pin count 10-Gbps interface intended to allow physical separation between data-link layer and physical layer devices in a 10-Gigabit Ethernet system. Was this document helpful? Yes \| No	2.1.1	440 KB	12/02/2009
XAUI v9.1 Getting Started Guide (PDF) View Document Details The LogiCORE™ IP XAUI Getting Started Guide provides instructions for generating the core, customizing and simulating the core using the provided example design, and running the design files through implementation using the Xilinx® tools. Was this document helpful? Yes \| No	2.1.1	518 KB	12/02/2009
XAUI v9.1 User Guide (PDF) View Document Details The XAUI v9.1 User Guide provides information about generating a LogiCORE™ IP XAUI core, customizing and simulating the core utilizing the provided example design, and running the design files through implementation using the Xilinx® tools. Was this document helpful? Yes \| No	3.1.1	2.07 MB	12/02/2009

top