XPS Interrupt Controller
Subscribe to Alerts | for notification of new or changed documents related to your product of interest.
Open a Case | If you have a question about Xilinx documentation, please submit a case to Technical Support.
Download Documentation Navigator | To intuitively find, filter and download documents.
XPS Interrupt Controller
| Date | Name |
|---|---|
| 04/19/2010 | LogiCORE IP XPS Interrupt Controller (v2.01a) Data Sheet(PDF, ver 2.6, 957 KB )
The XPS Interrupt Controller (XPS INTC) concentrates multiple interrupt inputs from peripheral devices to a single interrupt output to the system processor. The registers for checking, enabling and acknowledging interrupts are accessed through a slave interface for the Processor Local Bus (PLB V4.6). The number of interrupts and other aspects can be tailored to the target system. |
top