PLBV46 PCI Full Bridge
Subscribe to Alerts | for notification of new or changed documents related to your product of interest.
Open a Case | If you have a question about Xilinx documentation, please submit a case to Technical Support.
Download Documentation Navigator | To intuitively find, filter and download documents.
PLBV46 PCI Full Bridge
| Date | Name |
|---|---|
| 02/08/2008 | XAPP1038 - Reference System: PLBv46 PCI Using the Avnet Spartan-3 FPGA Evaluation Board(PDF, ver 1.0, 3.06 MB )
This application note describes how to build a reference system for the Processor Local Bus Peripheral Component Interconnect (PLBv46 PCI) Core using the MicroBlaze™ processor-based embedded system in the Avnet Spartan™-3 Evaluation Board. Design File(s): |
| 08/24/2007 | PLBV46 PCI Full Bridge (v1.00a) Data Sheet(PDF, ver 1.0, 888 KB )
This is the data sheet for the PLBV46 PCI Full Bridge (v1.00a) core |
| 06/22/2011 | PLBV46 PCI Full Bridge (v1.04a) Data Sheet(PDF, ver 1.4, 1.27 MB )
The PLBV46 PCI™ Full Bridge design provides full bridge functionality between the Xilinx® PLB and a 32-bit Revision 2.2 compliant Peripheral Component Interconnect (PCI™) bus. |
top