ISE
Tools for Use During Implementation
During implementation, you can use various ISE® tools to help manipulate and analyze the design. The following table lists these tools, their purpose, when to use them, and where to get additional information.
Note You can click the links in the table below to view additional Help topics about each tool. In the Help Viewer, click the Synchronize TOC button Image to view all related Help topics.
Tool NamePurposeWhen to UseMore Information
Constraints Editor
Enter timing constraints as well as constraints to prorate voltage and temperature, without the need to understand UCF syntax.
After Translate
Constraints Editor Help
FPGA Editor
Note This tool is not supported for CPLD designs.
Manually place and route your design.
View, edit, and add signal probes to your design.
After Map
After Place and Route
FPGA Editor Help
iMPACT
Configure your device and generate programming files.
Read back and verify design configuration data.
Debug configuration problems.
Execute XSVF files.
After Generate Programming File
iMPACT Help
PACE
Note This tool is not supported for FPGA designs.
Assign pins and create area constraints.
After Fit (CPLDs)
PACE Help
PlanAhead™ software
Note This tool is not supported for CPLD designs.
Assign pins and create area constraints.
Floorplan at a detailed level, including viewing and editing location constraints and finding logic or nets by name and connectivity.
Analyze timing results.
After Translate
After Map
After Place and Route
PlanAhead User Guide
Timing Analyzer or TRACE
Note The TRACE command line tool is not supported for CPLD designs.
Perform static timing analysis for verification that the delay along a given path meets timing requirements.
After Map
After Place and Route
After Fit (CPLDs)
"TRACE" chapter of the Command Line Tools User Guide
XPower Analyzer
Note This tool is not supported for XC9500 and XC9500XL devices.
Interactively and automatically analyze power consumption for devices.
After Place and Route
After Fit (CPLDs)
XPower Analyzer Help

© Copyright 1995–2009, Xilinx® Inc. All rights reserved.