You can run the Generate Programming File process after your design has been completely fitted (for CPLDs) or routed (for FPGAs). The Generate Programming Files process prepares your design information for Xilinx® device configuration and outputs the data in the required file formats for your targeted device family. For details about the Generate Programming File process, see the following topics: