Overview
Enabling faster design iterations and quickly meeting your FMAX targets
Vivado is the design software for AMD adaptive SoCs and FPGAs. It includes: Design Entry, Synthesis, Place and Route, Verification/Simulation tools.
Learn how advanced features in Vivado design software helps hardware help designers reduce compile times and design iterations, while more accurately estimating power for AMD adaptive SoCs and FPGAs.
What's New
What’s New - 2024.1 Release Highlights
QoR (FMAX) Enhancements for Versal Devices
- Optimized clocking and P&R across SLR boundaries (for multi-SLR Versal devices)
- User-controlled retiming during physical optimization
- User-controlled clock tree selection for clock skew minimization
Dynamic Function eXchange (DFX) Enhancements
- Enhanced reporting of DFX designs to assist with design closure
- Add support for tandem configuration and DFX targeting Versal SSIT devices to meet PCIe® timing requirements
- NoC clock gating for power reduction
Ease of Use and IP Flows
- More consistent project re-creation from TCL scripts to help with revision control of IPI-based designs
- General Access of MicroBlaze™ V soft processor (based on RISC V Open-Source ISA)
- Updated easy-to-use ‘address network map’ that shows all the NoC masters and slaves
Power Design Manager
- Added Zynq™ RFSoC device support, all UltraScale+™ devices now supported
- Support for Spartan™ UltraScale+ SU35P device
- Built-in graphs for what-if analysis and visualization of power categories
To see more details about what's new, click the button.
Advantages
Meeting FMAX Targets
Achieving your FMAX target in a high-speed design is one of the most challenging phases of the hardware design cycle. Vivado brings unique features such as Report QoR Assessment (RQA), Report QoR Suggestions (RQS) and Intelligent Design Runs (IDR) –these features help you close timing. Using RQA, RQS and IDR will help converge on your performance goals in days instead of weeks resulting in huge productivity gains.
Enable Faster Design Iterations
Design iterations are common as developers add new features and debug their designs. In many cases these iterations are incremental changes are within a small portion of the design. The Vivado Design Suite offers two key technologies that significantly reduce design iteration times: Incremental compile and Abstract Shell.
Accurate Power Estimation
While designing Adaptive SoCs and FPGA, early and accurate power estimation is critical to driving crucial design decisions. Power Design Manager is a next generation power estimation tool engineered to provide accurate power estimation early in the design process for large and complex devices such as Versal and UltraScale+ families. This tool was specifically designed to provide accurate power estimations for devices with multiple complex hard IP blocks.
Features
Vivado Design Flow
Design Entry & Implementation
Vivado supports design entry in traditional HDL like VHDL and Verilog. It also supports a graphical user interface-based tool called the IP Integrator (IPI) that allows for a Plug-and-Play IP Integration Design Environment.
The Vivado Design Suite delivers best-in-class synthesis and implementation using advanced capabilities, including machine learning algorithms, for timing closure.
The UltraFast Methodology report helps users constrain their design, analyze results, and close timing.
Verification and Debug
Verification and hardware debug is critical to ensure the functionality, performance, and reliability of the final FPGA implementation. The Vivado tool's verification features enable efficient validation of design functionality. Its comprehensive debugging features empower engineers to efficiently locate and resolve issues within complex designs.
Dynamic Function eXchange
Dynamic Function eXchange (DFX) allows designers to dynamically modify sections of their designs on-the-fly. Designers can download partial bitstreams to their AMD devices while the remaining logic continues to operate. This opens a world of possibilities for real time design changes and performance enhancements. Dynamic Function eXchange allows designers to move to fewer or smaller devices, reduce power, and upgrade systems in real-time.
Platform Editions
Vivado Design Suite – Standard or Enterprise Editions
Vivado Design Suite Standard Edition is a no-cost, device-limited version.
Vivado Design Suite Enterprise Edition includes support for all AMD devices.
Resources
Self-Service Resources for Vivado
Documentation Portal
Robust online search and navigation of HTML-based technical content.
Design Hubs
Current technical content for specific design tasks, devices, and tools.
Training
Access our library of training materials across a variety of subjects.
Support Community
Expert Support, Design Advisories, Known Issues & Community.
Testimonials
Abstract Shell
“DFX and its features have enabled us to optimize our application performance without service disruptions. Using Abstract Shell we were able to reduce compile time through Vivado by two-thirds on average.”
Intelligent Design Runs
"Intelligent Design Runs is a game-changer by offering a push-button method for aggressively improving timing results. IDR generates QoR suggestions that bring maximum impact, resulting in expert quality results and a reduction in user analysis, especially for tough to close designs."
Abstract Shell
“Using DFX and Abstract Shell has enabled us to keep our IP protected and at the same time allows our customers to create their own dynamic IP. DFX is especially valuable for mission-critical operations by permitting function swapping while the device remains operational.”
Block Design Container
"Block Design Container allowed us to reuse portions of our IPI design much more efficiently than previous versions of Vivado. This lead to faster design times and less chance for manual design entry mistakes”
Abstract Shell
“DFX and its features have enabled us to optimize our application performance without service disruptions. Using Abstract Shell we were able to reduce compile time through Vivado by two-thirds on average.”
Intelligent Design Runs
"Intelligent Design Runs is a game-changer by offering a push-button method for aggressively improving timing results. IDR generates QoR suggestions that bring maximum impact, resulting in expert quality results and a reduction in user analysis, especially for tough to close designs."
Abstract Shell
“Using DFX and Abstract Shell has enabled us to keep our IP protected and at the same time allows our customers to create their own dynamic IP. DFX is especially valuable for mission-critical operations by permitting function swapping while the device remains operational.”
Block Design Container
"Block Design Container allowed us to reuse portions of our IPI design much more efficiently than previous versions of Vivado. This lead to faster design times and less chance for manual design entry mistakes”