Adaptive Beamforming for Radar: Floating-Point QRD+WBS in an FPGA

By: Luke Miller

The Vivado® HLS tool allows development of fully verified floating-point radar QRD+WBS algorithms for Xilinx® FPGAs in hours, not weeks or months, in a native C environment.

ABSTRACT

The gradual transition of analog signal processing to the digital domain in radar and radio systems has led to advancements in beamforming techniques and, consequently, to new applications. The ability to steer beams digitally with great precision has radically changed the future of commercial and military radar system design.

Adaptive beamforming algorithms have pushed the signal processing world into the use of floating-point arithmetic; this has increased radar capability by allowing creation of multiple simultaneous spot beams for individual real-time target tracking.

The modified Gram-Schmidt (MGS) QR decomposition (QRD) and weight back substitution (WBS), key algorithms for radar DSP, allow a radar to form beams adaptively while suppressing side lobes, noise, and jamming. These applications require a very high number of FLOPS (floating-point operations per second).

Xilinx FPGAs have an orders-of-magnitude advantage in floating-point performance compared to commercial GPU, DSP, and multi-core CPUs.

High-Level Synthesis (HLS), a standard tool in the Xilinx Vivado® Design Suite, supports native C language design. A floating-point matrix inversion algorithm, the heart of adaptive beamforming, can now be coded in native C/C++ or SystemC using Xilinx Vivado HLS. The design described in this white paper was completed in about four hours. Hand-coding a VHDL/Verilog version of this design and verifying it using RTL could take weeks or even months, depending on the skill of the designer.

Using HLS, Xilinx FPGA adaptive beamforming performance and QoR can be increased by orders of magnitude and power consumption greatly decreased compared to existing GPU and multi-core processor designs. This white paper focuses on a complex floating-point, variable-sized MGS QRD+WBS, up to 128x64 in size.
Introduction

Most radars today employ some type of adaptive digital beamforming. A high-level block overview of the receiver beamforming concept is illustrated in Figure 1.

Figure 1: High-Level Overview of Adaptive Digital Beamforming

Radar designs can be expected to occupy progressively higher bandwidths, requiring receiving systems to become more reliable at suppressing the effects of noise sources, off-target antenna side-lobe content, interference from hostile jamming signals, and the “clutter” present within the wider passbands characteristic of the newer radar technologies. All this must be done while maintaining directional control of each antenna array element—individually and simultaneously, in real time. Successfully completing these tasks within given time limits is accomplished through element-level processing—that is, digitally processing each antenna element’s received signal individually and simultaneously.

A critical part of element-level processing is adaptive digital beamforming. This white paper focuses on the technology of adaptive beamforming and how it can be implemented using Xilinx FPGAs to create a beam-agile radar system at reduced cost, complexity, power consumption, and time to market than legacy solutions.

Using the technology and Xilinx components described in this white paper, a beam-agile radar can be created by calculating complex floating point adaptive weights. These weights are based on a subset of complex receive samples buffered from a previous pulse repetition interval (PRI). The challenge of calculating these weights is contained within the need to perform a complex matrix inversion that solves Equation 1 before the next PRI of data is received.

This requires a deterministic, low-latency solution of matrix size that is a function of the radar system requirements. Traditionally, this arithmetic was performed by numerous parallel CPUs to ensure that the floating-point calculations were completed before the next PRI. Given the size, weight, and power (SWaP) constraints of many radar/EW systems, the CPU/GPU approach is not the best option to accomplish these calculations. Xilinx FPGAs can perform highly parallel floating point arithmetic much more efficiently, using less hardware.

The flexibility of the Xilinx FPGAs allow the radar designer to consume vast amounts of data over flexible I/O standards such as JESD204B, SRIO, PCIe®, etc., then calculate the adaptive weights in
Adaptive Beamforming for Radar: Floating-Point QRD+WBS in an FPGA

one FPGA, in real time. The linear equation to be solved is contained within the QRD+WBS functional block shown in Figure 1, and is expressed mathematically in Equation 1 as:

\[ Ax = b \]

where

\[ A = \text{the complex matrix, size } (m,n) \text{ where } m \geq n; \text{ these are receive samples} \]
\[ x = \text{the complex vector being solved for, which becomes the adaptive weights, size } (n,1) \]
\[ b = \text{the desired response or steering vector, size } (m,1) \]

To solve for \( x \), one cannot divide \( b \) by \( A \). This is where the modified Gram-Schmidt (MGS) QR decomposition (QRD) is needed, which calculates the matrix inversion. The MGS QRD must use floating-point arithmetic to maintain the precision of the adaptive weight solution.

**Vivado HLS Overview**

The Vivado® high-level synthesis (HLS) tool uses untimed C/C++ as the golden design source for hardware design, accelerating development significantly through reduction of verification time by orders of magnitude. Targeting algorithms to hardware often requires large input test-vector sets to ensure that the correct system response is being achieved. These simulations can take hours or even days to complete when using RTL and an event-based RTL simulator. When implemented using C/C++, however, simulation can be completed up to 10,000 times faster, finishing in seconds or minutes. The designer can implement these faster verification times to accelerate development by enabling more design iterations per day. This is illustrated in Figure 2.

![Figure 2: RTL-Based vs. C-Based Iterative Development Time](image-url)
In addition to faster verification, Vivado HLS also supports high-level design exploration that allows users to quickly explore multiple hardware architectures with different area vs. performance trade-offs without modifying the source code. This can be achieved using synthesis directives, such as loop unrolling and pipeline insertion.

While Math.h is standard, Vivado HLS ships with a library of linear algebra functions provided in C/C++ that are synthesizable through HLS and optimized for quality of results. These functions have been developed to allow the user to take full advantage of the design exploration features of Vivado HLS, including loop unrolling and pipeline register insertion, that give users the greatest flexibility to generate a hardware architecture that meets their design requirements. The source code for these functions can be modified by the user; the functions serve as working design starting points to provide even greater flexibility in the final implementation. This library includes the following functions and supported data types (see Table 1):

<table>
<thead>
<tr>
<th>Function</th>
<th>Float</th>
<th>Fixed</th>
<th>Complex</th>
</tr>
</thead>
<tbody>
<tr>
<td>Matrix Multiplication</td>
<td>Single, Double</td>
<td>ap_fixed(16,1)</td>
<td>Yes</td>
</tr>
<tr>
<td>Cholesky Decomposition</td>
<td>Single, Double</td>
<td>ap_fixed(16,1)</td>
<td>Yes</td>
</tr>
<tr>
<td>QR Factorization</td>
<td>Single, Double</td>
<td>N/A</td>
<td>Yes</td>
</tr>
<tr>
<td>SVD</td>
<td>Single, Double</td>
<td>N/A</td>
<td>Yes</td>
</tr>
</tbody>
</table>

The QRD and Weight Back Substitution (QRD+WBS)

The QRD converts the complex matrix $A$ into:

$$ A = QR $$  \hspace{1cm} \text{Equation 2}

where:

$$ Q, \text{ size } (m,n) \text{ is an orthogonal matrix, which yields the identity matrix when:} $$

$$ Q^H Q = I $$  \hspace{1cm} \text{Equation 3}

**Note:** $Q^H$ is the complex conjugate transpose for complex systems; $Q^T$ is the transpose for real systems.

$R$, size $(n,n)$ is an upper triangular matrix, or right triangular matrix. It is called triangular as the lower triangle is all zeros. This makes for fast arithmetic when solving for $x$. Substituting the QR relationship back into Equation 1, it follows that:

$$ QRx = b $$

$$ Q^H QRx = Q^H b $$

$$ IRx = Q^H b $$

$$ Rx = Q^H b $$  \hspace{1cm} \text{Equation 4}
For simplicity, the MGS algorithm is expressed in Octave or MATLAB® code, shown in Figure 3.

```matlab
for i=1:col,
    Q(:,i)=A(:,i);
for j=1: i-1,
    R(j,i)=Q(:,j)' *Q(:,i);
    Q(:,i)=Q(:,i) -(R(j,i)*Q(:,j) );
end
    R(i,i)=norm(Q(:,i) );
    Q(:,i)=Q(:,i)/R(i,i);
end
```

**Figure 3: The MGS QRD Algorithm in MATLAB or Octave**

Using back-substitution, solve for $x$. Let $c = Q^Hb$.

$$x_j = \frac{1}{R_{j,j}} \left( c_j - \sum_{k=j+1}^{n} R_{j,k} x_k \right)$$  \hspace{1cm} \text{Equation 5}$$

**CPU-Based vs. FPGA-Based Beamformer Architectures**

Whenever functionality does not fit into a single device, the ramifications can be extreme, causing increases in memory, interfaces, real estate, integration time, cost, and power.

**Multiple-CPU Architecture**

This is the case when an adaptive beamformer is implemented using the legacy method of employing multiple CPUs. The goal is to beamform 16 channels with QRD+WBS and be solved in approximately 3.5 ms. Not only does the CPU-based design not fit on a single device; it requires much more in-depth system design, qualification, and integration, and consumes massive power.

It is demonstrated in the **Results** section that each CPU core needs 250 ms to solve a floating-point 128x64 complex QRD+WBS. (This is conservative, as no time is factored in for memory-fetch overhead and scheduling.) Dividing 250 ms by 3.5 ms, 72 cores are needed to solve the QRDs in this implementation. The CPU design also limits the system designer to a very limited set of memory and external interface options.

Six CPU boards (three CPUs per board, four cores per CPU = 72 cores), plus one board for the beamformer master, yields a total of seven boards, each consuming ~200 watts — total power consumption: 1,400 watts. Of course, one could go to a higher CPU clock frequency (consuming even more power), but the CPU solution would still not outperform the FPGA solution. **Figure 4** shows a CPU architecture that demonstrates the need for 18 CPUs.
Xilinx Single-FPGA Architecture

The Xilinx FPGA solution fits into one Xilinx Virtex®-7 FPGA very easily. The one-FPGA solution resides on a circuit board that also hosts external memory and other ancillary functions; total power consumption by the single board is about 75 watts. Compared to using a VPX chassis to host over 18 CPUs to solve the same problem (as just described in Multiple-CPU Architecture), it is clear that the CPU solution is no match for the FPGA in terms of power consumption.

The basic FPGA solution is shown in Figure 5; its implementation using Xilinx Vivado® HLS is discussed in greater detail in the section immediately following.

Figure 4: Adaptive Beamformer Architecture Using 18 CPUs (72 Cores)

Figure 5: Adaptive Beamformer Architecture Using a Single Virtex-7 FPGA
Implementation of MGS QRD+WBS Using Vivado HLS

Vivado HLS allows any algorithm to be written in C/C++ or SystemC; it creates a flexible, portable, scalable core that can be used for the Xilinx Vivado tool flow targeting all Xilinx FPGAs. The design flow is shown in Figure 6.

Since MATLAB can compile C/C++, called a MEX (MATLAB Executable), the user can call the C/C++ code instead of the equivalent MATLAB function. That means there is only one master model and code, which greatly reduces the design for test and integration challenges. Design time, when compared to writing VHDL/Verilog code by hand, is reduced by orders of magnitude, normally from months to days. This reduction of design time comes from two areas:

- **The design's latency and math are verified with C/C++ simulation runs from an executable, which takes only a few seconds.** Gate-level RTL simulation is 10,000 times slower, and is iterative. Thus, errors are found, need to be corrected, and then re-simulated in RTL. This cycle can cause even the simplest designs to erode precious cost and schedule. The design from Vivado HLS is correct the first time. System integration time is accelerated, and design errors are caught much earlier in the design phase.

- **The design is captured in C/C++ or SystemC models; this means the design is always portable, flexible, and scalable.** The designer is not locked down to a particular FPGA or family. The user can immediately trade the FPGA space and see what an optimum fit for the design looks like without guessing, because the output of the HLS tool reports the FPGA’s clock, latency, and resource usage. This feature set is most powerful when a company is competing in a Request for Proposal (RFP). Since the design is in C/C++, the user can even explore using a Zynq®-7000 AP SoC.

**Initial Pass Results**

The output from the Vivado HLS tool is displayed in just a few seconds, as shown in Figure 7:
• Summary of timing analysis
  - Estimated clock period (ns): 6.65

• Summary of overall latency (clock cycles)
  - Best-case latency: 3
  - Average-case latency: 1746691
  - Worst-case latency: 13466627

<table>
<thead>
<tr>
<th>Component</th>
<th>BRAM_18K</th>
<th>DSP48</th>
<th>FF</th>
<th>LUT</th>
<th>SLICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Expression</td>
<td>_</td>
<td>24</td>
<td>2524</td>
<td>3607</td>
<td>_</td>
</tr>
<tr>
<td>FIFO</td>
<td>_</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory</td>
<td>72</td>
<td>_</td>
<td>0</td>
<td>0</td>
<td>_</td>
</tr>
<tr>
<td>Multiplexer</td>
<td>_</td>
<td></td>
<td>_</td>
<td>1918</td>
<td>_</td>
</tr>
<tr>
<td>Register</td>
<td>_</td>
<td>_</td>
<td>2337</td>
<td>_</td>
<td>_</td>
</tr>
<tr>
<td>ShiftMemory</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
</tr>
<tr>
<td>Total</td>
<td>72</td>
<td>24</td>
<td>4861</td>
<td>7014</td>
<td>_</td>
</tr>
<tr>
<td>Available</td>
<td>2940</td>
<td>3600</td>
<td>866400</td>
<td>433200</td>
<td>108300</td>
</tr>
<tr>
<td>Utilization (%)</td>
<td>2</td>
<td>~0</td>
<td>~0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure 7: MGS QRD+WBS Vivado HLS First-Pass Results

Note the clock period and worst-case latency. For this particular run, the MGS QRD+WBS has a result in approximately 10 ms. It uses DSP48s and block RAMs. For some radar systems, this latency might be acceptable. If faster solve times are needed, the power of directives are demonstrated in Results from Pass Using Directives.
Results from Pass Using Directives

The use of directives demonstrates the power of Vivado HLS. Simply unrolling some of the FOR loops in the C code by a factor of 16, partitioning the block RAMs, and using the PIPELINE directives, the designer can achieve astounding results, as shown in Figure 8. (As with any design, some of the code needs to be restructured to efficiently utilize all the power of the Vivado HLS tool. This would be the same if the designer were targeting many CPU/GPU cores.) Changing the matrix size is trivial using C/C++, but that is not the case if HDL is used as the design entry.

The solution also highlights the sheer DSP densities of Xilinx FPGAs. The MGS QRD + WBS only uses 392 DSP48 slices. That leaves plenty of room for the Adaptive Beamformer and the rest of the radar DSP processing, such as pulse-compression, doppler filtering, and Constant False Alarm Rate (CFAR).

- **Summary of timing analysis**
  - Estimated clock period (ns): 6.79

- **Summary of overall latency (clock cycles)**
  - Best-case latency: 3
  - Average-case latency: 93027
  - Worst-case latency: 420163

### Area Estimates

<table>
<thead>
<tr>
<th>Component</th>
<th>BRAM_18K</th>
<th>DSP48</th>
<th>FF</th>
<th>LUT</th>
<th>SLICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Component</td>
<td>_</td>
<td>392</td>
<td>44457</td>
<td>47081</td>
<td>_</td>
</tr>
<tr>
<td>Expression</td>
<td>_</td>
<td>_</td>
<td>0</td>
<td>6559</td>
<td>_</td>
</tr>
<tr>
<td>FIFO</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
</tr>
<tr>
<td>Memory</td>
<td>128</td>
<td>_</td>
<td>0</td>
<td>0</td>
<td>_</td>
</tr>
<tr>
<td>Multiplexer</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>21984</td>
<td>_</td>
</tr>
<tr>
<td>Register</td>
<td>_</td>
<td>_</td>
<td>19130</td>
<td>_</td>
<td>_</td>
</tr>
<tr>
<td>ShftMemory</td>
<td>_</td>
<td>_</td>
<td>0</td>
<td>276</td>
<td>_</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td>128</td>
<td>392</td>
<td>63587</td>
<td>75900</td>
<td>0</td>
</tr>
<tr>
<td><strong>Available</strong></td>
<td>2940</td>
<td>3600</td>
<td>866400</td>
<td>433200</td>
<td>108300</td>
</tr>
<tr>
<td><strong>Utilization (%)</strong></td>
<td>4</td>
<td>10</td>
<td>7</td>
<td>17</td>
<td>0</td>
</tr>
</tbody>
</table>

*Figure 8: MGS QRD+QBS Vivado HLS Results Using Directives*
A partial C code example is shown in Figure 9 to highlight the coding style and directives. If this code were written in C++, the designer could use the built-in complex math libraries. When floating point is not needed, Vivado HLS supports fixed-point arithmetic as well. Since the design is in C/C++, changes to the matrix size are trivial. This is not true if coding is done by hand using VHDL/Verilog. Vivado HLS also supports a plethora of interfaces such as FIFO, block RAM, AXI, and various handshaking. The core produced also has a clock, synchronous reset, start, done, and idle signals for full core control.

```
loop10:for (kk=0; kk<row; kk++) {
    #pragma HLS UNROLL factor=16
    #pragma HLS PIPELINE
    #pragma HLS LOOP_TRIPCOUNT max=128
    qtr[kk%16] = Qr[kk][ii];
    qti[kk%16] = Qi[kk][ii];
    cmult(qtr[kk%16],-qti[kk%16],br[kk],bi[kk],&tr[kk%16],&ti[kk%16]);
    rtr[kk%16] = rtr[kk%16] + tr[kk%16];
    rti[kk%16] = rti[kk%16] + ti[kk%16];
}
```

Figure 9: C Code Example Showing Coding Style and Directives

## Results

The results from the Vivado HLS software targeting a Virtex-7 1140T FPGA are summarized in Table 2. The design is an MGS QRD+WBS core that can support variable rows up to 128 and variable columns up to 64.

### Table 2: Comparison of Virtex-7 FPGA and ARM9 CPU MGS QRD+WBS Solutions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Virtex-7 FPGA</th>
<th>ARM-A9</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programmable in C/C++/SystemC:</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>Flexible I/O</td>
<td>Y</td>
<td>N</td>
</tr>
<tr>
<td>HMC/JESD204b</td>
<td>Y</td>
<td>N</td>
</tr>
<tr>
<td>Clock (MHz)</td>
<td>125</td>
<td>667</td>
</tr>
<tr>
<td>Latency (ms)</td>
<td>3.3</td>
<td>250</td>
</tr>
<tr>
<td>System Power (watts)</td>
<td>75</td>
<td>1,400</td>
</tr>
<tr>
<td>System Cost</td>
<td>12.5X lower cost</td>
<td></td>
</tr>
</tbody>
</table>

The system cost using the Virtex-7 FPGA is ~12.5X lower than the ARM-A9 CPU solution. As shown in Table 2, using the Xilinx Vivado HLS tools, the 128x64 problem was solved in 3.3 ms. The same code was run on an ARM Cortex-A9 at 667 MHz, and it produced a latency of 250 ms. This comparison highlights the fact that Xilinx has a complete programmable logic portfolio that meet a range of design needs, from a low latency solution to a highly integrated Zynq-7000 AP SoC solution using the ARM A9 processors. Using Vivado HLS allows the user to quickly trade the space of device, area, latency and clock frequency without running long RTL simulations. Using C/C++ allows the code to move seamlessly and agnostically from Xilinx programmable logic to a Zynq-7000 AP SoC.
This design used three directives: unrolling, pipelining, and block RAM partitioning. The design took approximately four hours to complete, including running many iterations of algorithm simulation against simulation data. Hand-coding a VHDL/Verilog version of this design and verifying it using RTL could take weeks or even months, depending on the skill of the designer.

Conclusion

This white paper has demonstrated that Xilinx FPGAs can be programmed in C/C++ using Vivado HLS, tackling one of the most complex challenges for any radar or wireless system: the complex matrix inversion using the MGS QRD+WBS. The benefits of parallel floating-point execution and native C language development are clear. The HLS advantage of native C design, yielding extremely rapid algorithm coding and testing, gives Xilinx FPGAs the performance and low-power advantage over all FPGA competitor and CPU/DSP/GPU options. The Xilinx 7 series FPGAs (and beyond), combined with advanced Vivado and HLS design flow, excels over the GPU, DSP, and CPU in every area. Readers are encouraged to prove this for themselves and become familiar with the Xilinx FPGA offerings, the Vivado tool flow, and Vivado HLS. For a free trial of Vivado HLS please go to:
http://www.xilinx.com/products/design_tools/vivado/vivado-webpack.htm
Revision History

The following table shows the revision history for this document:

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Description of Revisions</th>
</tr>
</thead>
<tbody>
<tr>
<td>06/24/2014</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>

Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.