Platform Cable USB Firmware History

PLatform Cable USB Firmware History
ISE® Version
Driver Version
CPLD Version
Release Date Notes
10.1
1302
0012h
March 2008
  • Applies to USB cable model DLC9G, DLC9LP and FX2LP based starter kits (e.g., Spartan® 3A FPGA Starter Kit, etc.).
  • Adds LED blinking for multiple cable management.
  • Incorporates all features of 1301.
  • Windows and Linux operating systems.
10.1
1028
0012h
March 2008
  • Applies to USB cable model DLC9 and XUP Virtex®-II Pro Development System only.
  • Adds LED blinking for multiple cable management.
  • Incorporates all features of 1027.
  • Windows and Linux operating systems.
9.2i
1301
0012h
June 2007
  • Applies to USB cable model DLC9G, DLC9LP and FX2LP based starter kits (e.g., Spartan 3A FPGA Starter Kit, etc.).
  • Adds fast cable firmware update. The cable’s CPLD updates in approx. 5 seconds.
  • Supports firmware overlay mechanism.
  • Incorporates all features of 1025 and 1021.
  • Windows and Linux operating systems.
9.2i
1027
0012h
June 2007
  • Applies to USB cable model DLC9 and XUP Virtex-II Pro Development System only.
  • Modified to support firmware overlay mechanism.
  • Incorporates all features of 1025 and 1021.
  • Windows and Linux operating systems.
8.2i
1025
0012h
September 2006
  • Supercedes version 1023
  • Linux operating systems only
  • Provides expanded support for Linux 2.6.x kernels
  • Incorporates all the features of 1023.
8.2i
1023
0012h
July 2006
  • Obsolete
  • Linux operating systems only
  • Fixes a USB enumeraion problem observed on some 2.6.x kernel. (see Xilinx Answer Record 23541)
  • Incorporates all the features of 1021
8.2i
1021
0012h
June 2006

This release includes further reduction of Erase, Program and Verify (EPV) times:

  • XCF00P by 50% (approx.)
  • XCF00S by 60% (approx.)
  • XC18V00 PROMs by 65% (approx.)
  • CPLDs by 30% to 50% (approx.), depending on family
7.1i SP2
1018
0006h
April 2005

Significant algorithm improvements:

  • Reduced programming time for Platform Flash PROMs(XCF00P) by 70%
  • Reduced programming times for CPLDs between 15 and 50%, depending on family

Enhanced performance with Xilinx EDK tools:

  • MicroBlaze™ download times reduced ~500%
  • PowerPC® download times reduced ~5000%
  • Debug latency (MicroBlaze and PowerPC) reduced ~500%
7.1i
1017
0004h
March 2005

Incorporates Version 1016 changes and synchronizes them with iMPACT Release Version 7.1i

6.3i SP3
1016
0004h
January 2005

This version is a Xilinx active internal release, can only be obtained by contacting the Xilinx Hotline directly, and is compatible with iMPACT Release Version 6.3.03i ONLY. It CANNOT be used with later versions of iMPACT.

Also included are:

  • Fixed a rare IDCODE error seen while running iMPACT in batch mode
  • Added auto-cable-disconnect function
  • Fixed programming failures seen with XC2V40 devices
6.3i SP3
1012
0004h
December 2004

Initial Release

Jobs Events Webcasts News Investors Feedback Legal Privacy Trademarks Sitemap
© 1994-2008 Xilinx, Inc. All Rights Reserved.