Recorded Lecture: Basic HDL Coding Techniques

Part 1 Description

Duration: approximately 30 mins.

This Basic HDL Coding Techniques, part 1 describes primary coding techniques for FPGAs. It included basic design guidelines that successful FPGA designers follow and explains proper coding techniques for combinatorial and registered logic. Microsoft Windows Media Player 8 or later is required to view this module.

Launch Part 1

Part 2 Description

Duration: approximately 30 mins.

This Basic HDL Coding Techniques, part 2 describes primary coding techniques for FPGAs. It included basic design guidelines that successful FPGA designers follow, including Finite State Machine design and building pipeline stages. Microsoft Windows Media Player 8 or later is required to view this module.

Launch Part 2