Advanced Search
Home : Products & Services : Training : Course Listing : Free Recorded e-Learning : ASIC User

Recorded Lectures: ASIC User

 

FPGA and ASIC Technology Comparison (includes lab)

Describes the differences between ASIC and FPGA architectures and describes how these differences affect coding style, implementation, and product selection:

  • Gate conversion
  • Delays
  • Frequency comparison

Also discusses reconfigurability.

FPGA vs. ASIC Design Flow (no lab)

Describes key differences between the FPGA and ASIC design flows

  • Design methodology
  • Verification techniques
  • Test generation
  • Logic Tools

ASIC to FPGA Coding Conversion (includes lab)

Explains how to optimize ASIC code for implementation in Xilinx FPGAs:

  • Xilinx special resources
  • Xilinx combinatorial resources
  • Xilinx synchronous resources
  • Intellectual Property (IP)

Also describes the steps to perform ASIC to FPGA code conversion.

View the Lectures

Viewing these recorded e-learning modules requires a Xilinx Education Services user account.

Note that your Xilinx Education Services user account is not the same as your MySupport user account or any other account on the Xilinx.com Website. You do not have an active student account unless you have logged in to the Education Services Training Catalog since December of 2004.

Do you have a Xilinx Education Services user account?

No, I do not have a Xilinx Education Services user account:

  1. Click the "New User?" link from the Training Catalog
    • Click here for the FPGA and ASIC Technology Comparison module
    • Click here for the FPGA vs. ASIC Design Flow (no lab) module
    • Click here for the ASIC to FPGA Coding Conversion (includes lab) module
  2. After creating a user account, you will be taken to a page where you can launch the recorded module

Yes, I have a Xilinx Education Services user account:

  1. Log in directly from the Training Catalog
    • Click here for the FPGA and ASIC Technology Comparison module
    • Click here for the FPGA vs. ASIC Design Flow (no lab) module
    • Click here for the ASIC to FPGA Coding Conversion (includes lab) module
  2. After logging in, you will be taken to a page where you can launch the recorded module
Jobs Events Webcasts News Investors Feedback Legal Privacy Trademarks Sitemap
© 1994-2008 Xilinx, Inc. All Rights Reserved.