UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Designing with the Xilinx 7 Series Families

Release Date:
December 2017
Level:
FPGA 3
Duration:
2 days

Quick Links

Key Documentation

Audience

Students who have previously taken the Designing FPGAs Using the Vivado Design Suite 1 course

Prerequisites

Register

For class schedules as well as tuition and registration information, please contact one of our Authorized Training Providers.

Course Description

Are you interested in learning how to effectively utilize 7 series architectural resources? This course supports both experienced and less experienced FPGA designers who have already completed the Designing FPGAs Using the Vivado Design Suite 1 course. This course focuses on understanding as well as how to properly design for the primary resources found in this popular device family.

Topics covered include device overviews, CLB construction, MMCM and PLL clocking resources, global, regional and I/O clocking techniques, memory, FIFO resources, DSP, and source-synchronous resources. Memory controller support and the dedicated hardware resources available in each of the families (PCI Express® technology, analog to digital converters and gigabit transceivers) are also introduced.

This course also includes a detailed discussion about proper HDL coding techniques that enables designers to avoid common mistakes and get the most out of their FPGA. A combination of modules and labs allow for practical hands-on application of the principles taught.

Software Tools

  • Vivado® HL Design or System Edition 2017.3

Hardware

  • Architecture: Artix®-7, Spartan®-7, Kintex®-7, and Virtex®-7 FPGAs
  • Demo board: None

* This course focuses on the 7 series FPGA architectures. Check with your local Authorized Training Provider for the specifics of the in-class lab board or other customizations.

Skills Gained

After completing this comprehensive training, you will have the necessary skills to:

  • Describe all the functionality of the 6-input LUT and the CLB construction of the 7 series FPGAs
  • Specify the CLB resources and the available slice configurations for the 7 series FPGAs
  • Define the block RAM, FIFO, and DSP resources available for the 7 series FPGAs
  • Properly design for the I/O block and SERDES resources
  • Identify the MMCM, PLL, and clock routing resources included with these families
  • Identify the hard resources available for implementing high performance DDR3 physical layer interfaces
  • Describe the additional dedicated hardware for all the 7 series family members
  • Properly code your HDL to get the most out of the 7 series FPGAs

Course Outline

Lab Lecture Demo

Day 1

  1. 1.1
    Introduction to the 7 Series Architecture Review the 7 series architecture, which includes enhanced CLB resources, DSP resources, etc.
  2. 1.2
    CLB Resources Examine the CLB resources, such as the LUT and the dedicated carry chain.
  3. 1.3
    Slice Flip-Flops Examine the control sets and reset and initialization capabilities of the flip-flops.
  4. 1.4
    HDL Coding Techniques Analyze a design that has asynchronous resets by generating various reports, such as the Timing Summary report and Utilization report. Convert the asynchronous resets to synchronous resets by removing the reset signal from the sensitivity list.
  5. 1.5
    Clocking Resources Use the Clocking Wizard to configure a clocking subsystem to provide various clock outputs and distribute them on the dedicated global clock networks.
  6. 1.6
    Dedicated Hardware Resources Examine the dedicated hardware IP in the 7 series architecture.

Day 2

  1. 2.1
    Block RAM Memory Resources Review the block RAM resources.
  2. 2.2
    FIFO Memory Resources Review the FIFO resources.
  3. 2.3
    Memory Controllers Review the resources available in the 7 series architecture for implementing high-performance memory controllers.
  4. 2.4
    DSP Resources Review the DSP resources.
  5. 2.5
    I/O Resources Overview Overview of the I/O resources.
  6. 2.6
    I/O Electrical Resources Review the I/O electrical resources.
  7. 2.7
    I/O Logical Resources Review the I/O logical resources.
  8. 2.8
    Transceivers Review the features of the transceivers.
Page Bookmarked