We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Signal Integrity and Board Design for Xilinx FPGAs

Release Date:
March 2013
Connectivity 3
3 days

Key Documentation


Digital designers, board layout designers, or scientists, engineers, and technologists seeking to implement Xilinx solutions. Also end users of Xilinx products who want to understand how to implement high-speed interfaces without incurring the signal integrity problems related to timing, crosstalk, and overshoot or undershoot infractions.



For class schedules as well as tuition and registration information, please contact one of our Authorized Training Providers.

Course Description

Learn when and how to apply signal integrity techniques to high-speed interfaces between Xilinx FPGAs and other components. This comprehensive course combines design techniques and methodology with relevant background concepts of high-speed bus and clock design, including transmission line termination, loading, and jitter.

You will work with IBIS models and complete simulations using Mentor Graphics HyperLynx. Other topics include managing PCB effects and on-chip termination. This course balances lecture modules with instructor demonstrations and practical hands-on labs.

Software Tools

  • Vivado System Edition 2012.4
  • Mentor Graphics HyperLynx 8.2.1


  • Architecture: N/A*
  • Demo board: None*

* This course does not focus on any particular architecture. Check with your local Authorized Training Provider for specifics or other customizations.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe signal integrity effects
  • Predict and overcome signal integrity challenges
  • Simulate signal integrity effects
  • Verify and derive design rules for the board design
  • Apply signal integrity techniques to high-speed interfaces between Xilinx FPGAs and semiconductor circuits
  • Plan your board design under FPGA-specific restrictions
  • Supply the FPGAs with power
  • Handle thermal aspects

Course Outline

Lab Lecture Demo

Part 1

  1. 1.1
    Signal Integrity Introduction
  2. 1.2
    Transmission Lines
  3. 1.3
    IBIS Models and SI Tools
  4. 1.4
    Lab 1: Invoking HyperLynx Become familiar with signal integrity tools. Use HyperLynx for schematic entry, modeling, and simulation. Modify a standard IBIS model to define a driver and then use its stackup editor to define a PCB.
  5. 1.5
  6. 1.6
    Lab 2: Reflection Analysis Define a circuit and run various simulations for effects of reflection.
  7. 1.7
  8. 1.8
    Lab 3: Crosstalk Analysis Using simulation, analyze circuit topology and PCB data for strategies to minimize crosstalk.
  9. 1.9
    Signal Integrity Analysis
  10. 1.10
    Power Supply Issues
  11. 1.11
    Signal Integrity Summary

Part 2

  1. 2.1
    Board Design Introduction
  2. 2.2
    FPGA Power Supply
  3. 2.3
    Lab 4: Power Analysis Estimate initial power requirements using an Excel spreadsheet, then use the Vivado Power Analyzer to accurately predict board power needs.
  4. 2.4
    FPGA Configuration and PCB
  5. 2.5
    Signal Interfacing: Interfacing in General
  6. 2.6
    Signal Interfacing: FPGA-Specific Interfacing
  7. 2.7
    Lab 5: I/O Pin Planning Use the PlanAhead software to identify pin placement and implement pin assignments.
  8. 2.8
    Die Architecture and Packaging
  9. 2.9
    PCB Details
  10. 2.10
    Thermal Aspects
  11. 2.11
    Lab 6: Thermal Design Determine maximum junction temperature and calculate acceptable thermal resistance.
  12. 2.12
    Tools for PCB Planning and Design
  13. 2.13
    Board Design Summary
Page Bookmarked