UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Zynq UltraScale+ MPSoC for the Software Developer

Release Date:
August 2017
Level:
Embedded Software 3
Duration:
2 days

Quick Links

Key Documentation

Audience

Software developers interested in understanding the OS and other capabilities of the Zynq® UltraScale+™ MPSoC device.

Prerequisites

  • General understanding of embedded and real-time operating systems
  • Familiarity with issues related to implementing a complex embedded system

Register

For class schedules as well as tuition and registration information, please contact one of our Authorized Training Providers.

Course Description

This two-day course is structured to provide software developers with a catalog of OS implementation options, including hypervisors, various Linux implementations, booting and configuring a system, and power management for the Zynq UltraScale+ MPSoC family.

Software Tools

  • Vivado® Design Suite 2017.1
    • May require special Zynq UltraScale+ MPSoC family license
  • Hardware emulation environment:
    • VirtualBox
    • QEMU
    • Ubuntu desktop
    • PetaLinux

Hardware

  • Host computer for running the above software*

* This course focuses on the Zynq UltraScale+ MPSoC architecture. Check with your local Authorized Training Provider for the specifics of the in-class lab environment or other customizations. The 2015.4 version of this class does not use a physical board, but rather a local emulation environment and the Vivado Design Suite.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Distinguish between asymmetric multi-processing (AMP) and symmetric multi-processing (SMP) environments
  • Identify situations when the ARM® TrustZone technology and/or a hypervisor should be used
  • Effectively use power management strategies and leverage the capabilities of the platform management unit (PMU)
  • Define the boot sequences appropriate to the needs of the system
  • Define the underlying implementation of the application processing unit (APU) and real-time processing unit (RPU) to make best use of their capabilities

Course Outline

Lab Lecture Demo

Day 1

  1. 1.1
    Zynq UltraScale+ MPSoC Application Processing Unit Introduction to the members of the APU, specifically the Cortex™-A53 processor and how the cluster is configured and managed.
  2. 1.2
    Zynq UltraScale+ MPSoC Real-Time Processing Unit Introduction to the various elements within the RPU and different modes of configuration.
  3. 1.3
    ARM TrustZone Technology Illustrates the use of the ARM® TrustZone technology.
  4. 1.4
    QEMU Introduction to the Quick Emulator, which is the tool used to run software for the Zynq UltraScale+ MPSoC device when hardware is not available.
  5. 1.5
    Zynq UltraScale+ MPSoC HW-SW Virtualization Covers the hardware and software elements of virtualization. The lab demonstrates how hypervisors can be used.
  6. 1.6
    Multiprocessor Software Architecture Introduces several potential architectures and illustrate the strengths of each.
  7. 1.7
    Xen Hypervisor (pairs with OpenAMP, but not SMP) Description of generic hypervisors and discussion of some of the details of implementing a hypervisor using Xen.
  8. 1.8
    OpenAMP (pairs with the Xen Hypervisor, but not SMP) Introduction to the concept of OpenAMP.
  9. 1.9
    Linux Discussion and examples showing how to configure Linux to manage multiple processors.

Day 2

  1. 2.1
    Yocto Compares and contrasts the kernel building methods between a "pure" Yocto build and the PetaLinux build (which uses Yocto "under-the-hood")
  2. 2.2
    Open Source Library Introduction to open-source Linux and the effort and risk-reducing PetaLinux tools.
  3. 2.3
    FreeRTOS Overview of FreeRTOS with examples of how it can be used.
  4. 2.4
    Zynq UltraScale+ MPSoC Software Stack Introduction to what a software stack is and a number of stacks used with the Zynq UltraScale+ MPSoC.
  5. 2.5
    Zynq UltraScale+ MPSoC PMU Investigation into the the tools and techniques for debugging a Zynq UltraScale+ MPSoC device.
  6. 2.6
    Zynq UltraScale+ MPSoC Power Management Overview of the PMU and the power-saving features of the device.
  7. 2.7
    Zynq UltraScale+ MPSoC Booting How to implement the embedded system, including the boot process and boot image creation.
Page Bookmarked