Description
Duration: 01:09:10
After completing this module, you will know how to
- Code properly for Virtex®-5 FPGA register resources
- To manage your control signal usage so that you can build a smaller FPGA design that will run at the highest system speed possible
- Code properly for 6-input LUT and block RAM resources in the Virtex-5 FPGA
- To manage your control signal usage so that you can build a high-speed FPGA design
- You will identify the most important considerations for migrating an existing design to the Virtex-5 FPGA
Play Video