We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
Learn how the new continuous time linear equalizer (CTLE) in the UltraScale IO can help with the design of high speed interfaces such as DDR4 and SGMII. You will also learn how to setup CTLE simulations to optimize the receiver eye opening.