UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Designing with UltraScale Memory IP

Learn how to create an UltraScale memory interface design using the Vivado Memory Interface Generator (MIG). This video will show you how to configure a MIG IP core for UltraScale Devices, including I/O Bank planning for the MIG IP I/Os.