We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

I/O Planning Overview

Learn how to use the interactive I/O pin planning and device exploration capabilities within the Vivado Design Suite. Specifically, the I/O planning features include: an integrated design environment (IDE) to create, configure, assign and manage the I/O Ports and clock logic objects in the design. The tutorial describes performing I/O planning at various stages of the design process including pre-RTL, with RTL and after synthesis.