We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

ASIC Prototyping & Emulation

Breakthrough performance and integration for ASIC prototyping and emulation can be realized with Xilinx UltraScale™ architecture. Virtex® UltraScale devices simplify design partitioning through high logic capacity, over 90% device utilization, ASIC-like clocking, enhanced routing, and high-speed transceivers for pin multiplexing. This breakthrough architecture coupled with Xilinx’s Vivado® Design Suite provides the ideal solution for tackling the demands of leading-edge ASIC and SoC platforms.

Solution Summary and Benefits

  • Breakthrough device capacity reduces the number of partitions and simplifies board layout
  • Enhanced routing and co-optimization with the Vivado Design Suite ensures over 90% device utilization
  • ASIC-like clocking efficiently maps complex ASIC and SoC clock trees
  • High-speed transceivers enable efficient pin multiplexing between FPGAs and support the I/O interfacing requirements for next generation systems

UltraScale Architecture Benefits

  • Massive I/O Bandwidth
    • > 1 Tbps chip to chip bandwidth available
    • Low latency transceiver enables chip/chip interconnect
  • Massive Data Flow & Routing
    • Supports native wide ASIC busses with high performance
  • ASIC-like Clocking
    • Maximum flexibility for complex SoC prototyping
  • System Peformance
    • 15-30% performance improvement per device
    • 3X improvement due to reduced partitioning
  • Power Management
    • Up to 35% System Power reduction
Page Bookmarked