



## Smarter Vision IP and Reference Designs – Connectivity

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">1 Gigabit Ethernet AVB Endpoint</a> <ul style="list-style-type: none"> <li>Ethernet AVB has been merged as a licensed feature in TEMAC v5.2 and higher</li> <li>Designed to the following IEEE specifications: P802.1AS, P802.1Qav</li> <li>Supports AVB Endpoint talker and/or listener functionality</li> <li>Seamless connection to the Xilinx Tri-Mode Ethernet MAC</li> <li>Supports Ethernet speeds of 100 MB/s and 1Gbps</li> <li>Software drivers included to implement P802.1AS</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Advanced Driver Assistance</li> <li>Professional Audio</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<a href="#">1 Gigabit Ethernet AVB IP Suite</a> <ul style="list-style-type: none"> <li>Ethernet AVB has been merged as a licensed feature in TEMAC v5.2 and higher</li> <li>Designed to the following IEEE specifications: P802.1AS, P802.1Qav</li> <li>Supports AVB Endpoint talker and/or listener functionality</li> <li>Seamless connection to the Xilinx Tri-Mode Ethernet MAC</li> <li>Supports Ethernet speeds of 100 MB/s and 1Gbps</li> <li>Software drivers included to implement P802.1AS</li> </ul>	Alliance Member IP	Digital Design Corp.	<ul style="list-style-type: none"> <li>Advanced Driver Assistance</li> <li>Professional Audio</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> </ul>		
<a href="#">AFDX (ARINC 664)</a> <ul style="list-style-type: none"> <li>DO-254 certifiable</li> <li>ARINC 664 part 7 (AFDX®) defines a standard for deterministic data transfers in a network for safety-critical applications</li> <li>Utilizes dedicated bandwidth-regulated traffic control while providing deterministic Quality of Service (QoS)</li> <li>Based on IEEE 802.3 Ethernet, and its main aspects include full-duplex switched and profiled Ethernet, redundancy management, and high-speed performance</li> <li>Guaranteed bandwidth and elimination of transmission collisions provide high data integrity and deterministic timing</li> </ul>	Alliance Member IP	TTTech	<ul style="list-style-type: none"> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Virtex-5</li> </ul>	X	
<a href="#">Asynchronous Sample Rate Converter (ASRC)</a> <ul style="list-style-type: none"> <li>Fully Asynchronous Up-Conversion, Down-Conversion, and 1:1 Asynchronous Conversion</li> <li>-133 dB THD + N Typical (Range: -126 dB to -139 dB)</li> <li>Input Rates 8 kHz to 192 kHz; Output Rates 8 kHz to 192 kHz; Conversion Ratio 1:7.5 (Down) to 8:1 (Up); All Continuous</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Professional Audio</li> <li>Video Conferencing</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Connectivity

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">Bridging Xilinx Streaming Video Interface with the AXI4-Stream Protocol (XAPP521)</a></p> <p>The ARM® core AMBA® specification (version 4.0) AXI interconnect standard includes three Advanced eXtensible Interface version 4 (AXI4) interconnect protocols—AXI4 interconnect, AXI4-Lite protocol, and AXI4-Stream interconnect. The Xilinx AXI video direct memory access (AXI VDMA) core is offered with an AXI4-Stream interface for video data. Video applications that require the video data to be buffered in memory need an AXI4-Stream interface to connect with the AXI VDMA. This application note details bridging an XSVI interface to an AXI4-Stream interface, enabling video designs with Xilinx video IP cores and XSVI interfaces to use the AXI VDMA.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">CAN</a></p> <ul style="list-style-type: none"> <li>Designed to ISO 11898-1, CAN2.0A and CAN2.0B specifications</li> <li>Supports bit rates up to 1Mbps as per CAN2.0B specification</li> <li>Transmit and Receive message FIFOs with a user configurable depth of up to 64 messages</li> <li>Parameterized Acceptance Filtering of up to 4 programmable filters</li> <li>Supports sleep mode with automatic wakeup</li> <li>Transmit prioritization through one High Priority Transmit buffer</li> <li>Maskable error and status interrupts</li> <li>Automatic re-transmission on errors or arbitration loss</li> <li>Compatible with 3.3V external CAN PHY chips</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Automotive</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">CoaXPress</a></p> <ul style="list-style-type: none"> <li>CoaXpress specifies a high speed protocol and direct interface to data acquisition devices</li> <li>Supports transfer of data, messages and events (e.g. image data to PC frame grabber)</li> <li>All communication and device power is transmitted over a single 75Ohm coaxial cable</li> <li>Widely used for PAL/NTSC cameras at transfer speeds of up to 6.125GbE cable</li> </ul>	Alliance Member IP	Sensor to Image	<ul style="list-style-type: none"> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Connectivity

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">Display Panel Interface - LVDS Source Synchronous 7:1 Serialization and Deserialization Using Clock Multiplication (XAPP585)</a></p> <p>This application note describes how to use ISERDES and OSERDES efficiently in conjunction with the mixed-mode clock manager (MMCM) or phase-locked loop (PLL) for reception and transmission of 7:1 data using low-voltage differential signaling (LVDS) data transmission at speeds from 415 Mb/s to 1,200 Mb/s per line when using per-bit deskew.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">DisplayPort 1.2</a></p> <ul style="list-style-type: none"> <li>Source (Tx ) and Sink (Rx) controllers perform encoding/decoding</li> <li>One, two or four pixel-wide main link for up to 4096x2048 monitor resolution, Quad pixel allows user to get up to 600 Mhz Video Pixel clock</li> <li>Enhanced Color formats for luminance only mode &amp; gray scale video users</li> <li>Auto lane rate and width negotiation (1.6 or 2.7 or 5.4 Gbps; 1, 2 or 4 lanes)</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> <li>Virtex-6</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Gigabit Ethernet Vision</a></p> <ul style="list-style-type: none"> <li>Implementation of Gigabit Ethernet Vision Protocol</li> <li>Hardware Implementation of Stream Channel to reach maximum throughput</li> <li>Bidirectional Streaming supported</li> <li>Control Channel handled by embedded CPU</li> <li>Packet Resend supported.</li> <li>Tiny SDRAM controller available or MPMC supported</li> </ul>	Alliance Member IP	Sensor to Image	<ul style="list-style-type: none"> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	
<p><a href="#">HDMI 1.3 - Implementing a TMDS Video Interface in the Spartan-6 FPGA (XAPP495)</a></p> <p>This application note describes a set of reference designs able to transmit and receive DVI and HDMI data streams up to 1080 Mb/s using the native TMDS I/O interface featured by Spartan®-6 FPGAs.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Connectivity

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">Implementing SMPTE SDI Interfaces with Kintex-7 GTX Transceivers (XAPP592)</a></p> <p>The SMPTE SD-SDI, HD-SDI, and 3G-SDI standards are widely used in professional broadcast video equipment. This document describes how to implement SDI interfaces with GTX transceivers in Kintex-7 FPGAs.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> </ul>	X	
<p><a href="#">Implementing SMPTE SDI Interfaces with Virtex-7 GTX Transceivers (XAPP892)</a></p> <p>The SMPTE SD-SDI, HD-SDI, and 3G-SDI standards are widely used in professional broadcast video equipment. This document describes how to implement SDI interfaces with GTX transceivers in Virtex-7 FPGAs.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Implementing Triple-Rate SDI with Spartan-6 FPGA GTP Transceivers (XAPP1076)</a></p> <p>This document describes how to implement triple-rate SDI interfaces using Spartan-6 FPGAs.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> </ul>	X	
<p><a href="#">Implementing Triple-Rate SDI with Virtex-6 FPGA GTX Transceivers (XAPP1075)</a></p> <p>The triple-rate serial digital interface, which supports the SMPTE SD-SDI, HD-SDI, and 3G-SDI standards, is widely used in professional broadcast video equipment. This document describes how to implement triple-rate SDI interfaces with GTX transceivers in Virtex-6 FPGAs.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Virtex-6</li> </ul>	X	
<p><a href="#">MIPI CSI-2 Controller IP Core</a></p> <ul style="list-style-type: none"> <li>Fully CSI-2 Specification compliant</li> <li>Transmit and Receive versions</li> <li>Easy to use pixel-based user interface</li> <li>Support for all data types</li> <li>Supports high speed (1+ Gbps) and low power operation</li> <li>1-4 data lane support</li> <li>Delivered fully integrated and verified with target MIPI PHY</li> <li>Provided with a MIPI CSI-2 Testbench</li> <li>Complete FPGA-based demonstration system available</li> </ul>	Alliance Member IP	Northwest Logic	<ul style="list-style-type: none"> <li>Advanced Driver Assistance</li> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Connectivity

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">MIPI CSI-2 Demo System</a> <ul style="list-style-type: none"> <li>Complete CSI-2 Demonstration Platform</li> <li>Supports CSI-2 operation using Omnivision MIPI Camera (OV2710)</li> <li>Utilizes MIPI Interface Card with PHY Test Chip from Mixel</li> <li>Works with a wide variety of FPGA Mezzanine Connector (FMC) based FPGA boards</li> <li>Provided with complete FPGA reference design</li> </ul>	Alliance Member Reference Design	Northwest Logic	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>N/A</li> </ul>	X	
<a href="#">MIPI DSI Controller Core</a> <ul style="list-style-type: none"> <li>Fully DSI Specification compliant</li> <li>Host (Tx) and Peripheral (Rx) versions</li> <li>4 data and 1 control/status packet interfaces</li> <li>Optional DBI &amp; DPI data interface and AXI control/status interface adapters</li> <li>Support for all data types</li> <li>Supports high speed (1+ Gbps) and low power operation</li> <li>1-4 data lane support</li> <li>Delivered fully integrated and verified with target MIPI PHY</li> <li>Provided with a MIPI DSI Testbench</li> <li>Complete FPGA-based demonstration system available</li> </ul>	Alliance Member IP	Northwest Logic	<ul style="list-style-type: none"> <li>Advanced Driver Assistance</li> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<a href="#">MIPI DSI Demo System</a> <ul style="list-style-type: none"> <li>Complete DSI Demonstration Platform</li> <li>Supports DSI operation using Toshiba DSI-RGB Display Bridge Chip and Seiko Display (70WW2A)</li> <li>Utilizes MIPI Interface Card with PHY Test Chip from Mixel</li> <li>Works with a wide variety of FPGA Mezzanine Connector (FMC) based FPGA boards</li> <li>Provided with complete FPGA reference design</li> </ul>	Alliance Member Reference Design	Northwest Logic	<ul style="list-style-type: none"> <li>Advanced Driver Assistance</li> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>N/A</li> </ul>	X	
<a href="#">MIPI Testbench CSI-2 / DSI</a> <ul style="list-style-type: none"> <li>Emulates a MIPI device enabling simulation of a MIPI design</li> <li>CSI-2 and DSI versions</li> <li>Transmit and Receive versions</li> <li>Performs automatic data logging and checking</li> <li>Provided with a basic set of test cases</li> <li>Specifically designed for quick out-of-the-box setup and use</li> <li>Fast simulation speed</li> <li>CSI and DSI specification compliant</li> </ul>	Alliance Member IP	Northwest Logic	<ul style="list-style-type: none"> <li>Advanced Driver Assistance</li> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">MOST</a> <ul style="list-style-type: none"> <li>Adds MOST connectivity to Xilinx FPGAs</li> <li>Licensed MediaLB technology from SMSC</li> <li>Compliant with the MLB Specification Version 4.2</li> <li>Supports 3-pin and 6-pin interface to INICs</li> <li>Supported transport methods: synchronous, asynchronous, control and isochronous</li> </ul>	Alliance Member IP	Xylon	<ul style="list-style-type: none"> <li>Automotive</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> </ul>	X	
<a href="#">SMPTE 2022-5/6</a> <ul style="list-style-type: none"> <li>Supports multiple channels of SD/HD/3G-SDI</li> <li>SMPTE 2022-6 packetization and de-packetization support with automatic recognition of SDI format to be packetized</li> <li>SMPTE 2022-5 FEC support with block aligned and non block aligned matrices</li> <li>Handles SD/HD/3G outages during IP transmission as well as IP packet drops and out-of-order packet handling for IP reception</li> <li>Timestamp generation and extraction</li> <li>Stream monitoring and selection of FEC matrix parameters on a stream by stream basis</li> <li>The standard SMPTE2022 IP license covers both the Tx and Rx IP cores as well as the 10Gb Ethernet MAC IP core</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> </ul>	X	
<a href="#">SMPTE 2022-5,6 - High Bit Rate Media Transport over IP Networks with Forward Error Correction (XAPP590)</a> <p>This application note covers the design considerations of a video over IP networks system using the performance features of the LogiCORE IP SMPTE 2022-5/6 video over IP transmitter and receiver cores.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>		X	



## Smarter Vision IP and Reference Designs – Connectivity

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">SMPTE SDI</a></p> <p>Standards compliance:</p> <ul style="list-style-type: none"> <li>SMPTE 259 (SD-SDI), SMPTE 292 (HD-SDI), SMPTE 372 (Dual Link HD-SDI), SMPTE 424 and 425 (3G-SDI) including levels A, B-DL, and B-DS, SMPTE 352 (Payload ID), SMPTE RP-165 (SD-SDI EDH)</li> </ul> <p>Triple-Rate SDI Tx &amp; Rx features:</p> <ul style="list-style-type: none"> <li>A single reference clock frequency supports reception of five different bit rates <ul style="list-style-type: none"> <li>270 Mb/s SD-SDI</li> <li>1.485 Gbps HD-SDI</li> <li>1.485/1.001 Gbps HD-SDI</li> <li>2.97 Gbps 3G-SDI</li> <li>2.97/1.001 Gbps 3G-SDI</li> </ul> </li> <li>Automatically detects incoming SDI standard and bit rate Automatically detects video transport format</li> <li>Generates and inserts CRC and line numbers for HD-SDI and 3G-SDI</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Spread-Spectrum Clock Generation in Spartan-6 FPGAs Lowers EMI in Consumer Display Applications</a></p> <p>This application note and reference design gives examples of a typical spread-spectrum clock for video applications using the Spartan-6 FPGA DCM_CLKGEN primitive. DCM_CLKGEN can be used for fixed spread-spectrum generation without any logic or in a soft spread-spectrum solution using a state machine.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> </ul>	X	
<p><a href="#">V-by-One HS</a></p> <ul style="list-style-type: none"> <li>Independent Transmitter and Receiver module</li> <li>Protocol compliant with V-by-One® HS standard</li> <li>Supports 1, 2, 4, and 8 lanes operations</li> </ul>	Alliance Member IP	Inrevium	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Digital Television</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> <li>Kintex-7</li> </ul>	X	
<p><a href="#">VCXO Removal (XAPP589)</a></p> <ul style="list-style-type: none"> <li>Replace external voltage controlled crystal oscillator (VCXO) circuits by utilizing functionality within each serial gigabit transceiver in Xilinx FPGAs</li> <li>Lock an individual GTX channel to up to ±160 ppm from the reference oscillator</li> <li>Provide jitter cleaning bandwidths in the range from 0.1 Hz to 1 KHz</li> <li>Typical applications include video SD/HD/3G SDI, Sync E, IEEE1588, SDH, SONET, and OTN</li> </ul>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Automotive</li> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Encoding

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">H.264/AVC Baseline Decoder</a> <ul style="list-style-type: none"> <li>Supports Constrained Baseline Profile @ Level 4.2</li> <li>8-bit color bit depth</li> <li>4:2:0 chroma format</li> <li>Resolutions from QCIF (176x144) to Full HD(1920x1080) progressive</li> <li>Frame-rate up to 60 fps for HD decode</li> <li>Simultaneous multi-channel decode</li> <li>Validated on custom-built hardware using ITU-T and Fraunhofer test streams</li> <li>Optimized both for memory and performance</li> <li>Lower footprint</li> <li>Supports very low to very high bit-rates</li> <li>Supports both Intra frame only (H.264 Intra) and Inter frame (IPB) decoding</li> </ul>	Alliance Member IP	CoreEL	<ul style="list-style-type: none"> <li>Video Conferencing</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	
<a href="#">H.264/AVC Baseline Encoder</a> <ul style="list-style-type: none"> <li>Fully compatible with the ITU-T H.264 specification</li> <li>Profile level 3.1 is supported</li> <li>Generates I and P frames</li> <li>Entropy Encoding: CAVLC</li> <li>Supports YUV 4:2:0 video input</li> <li>Highly optimized Xilinx FPGA Footprint</li> <li>Variable Bit Rate (VBR) and Constant Bit Rate (CBR)</li> <li>Fully synchronous design</li> <li>Search range: 80 x 48 pixels, Full, ½, ¼ pixel resolution</li> <li>Support for Single or Multiple slices via firmware control</li> <li>Support for intra 4 x 4 DC prediction</li> <li>Supports resolutions up to 4096 x 4096 (multiple instantiations)</li> <li>Supports simultaneous encoding of multiple streams of arbitrary sizes and compression ratios</li> </ul>	Alliance Member IP	A2E	<ul style="list-style-type: none"> <li>Video Conferencing</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<a href="#">H.264/AVC Decoder</a> CoreEL's H.264 Decoder IP core is highly pipelined architecture core which can run multi instances of the entropy engines for faster parallel processing. <ul style="list-style-type: none"> <li>Fully Validated on custom built hardware using ITU-T and Franhoufer test streams.</li> <li>Main Profile @ L4.2 and High Profile decode @ L4.2.</li> <li>Multi-channel decode: 2x1080i 60 fps / 2x1080p 30 fps.</li> <li>Programmable YUV: 4:2:0, 4:2:2 and 4:4:4 chroma format support and Programmable bit depth 8, 10 or 12 bits .</li> <li>Single chip FPGA solution optimized both for memory and performance.</li> <li>Support up to very high bit-rate of 100 Mbps.</li> <li>Supports both Intra frame only (AVC Intra) and Inter frame (IPB frames) decoding.</li> </ul>	Alliance Member IP	CoreEL	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	



Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">H.264/AVC Decoder</a> <ul style="list-style-type: none"> <li>ISO/IEC14496-10 H.264 High Profile</li> <li>1920x1080</li> <li>Up to 60 fps</li> </ul>	Alliance Member IP	IBEX	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Virtex-6</li> </ul>	X	
<a href="#">H.264/AVC-I Decoder</a> CoreEL's H.264 Decoder IP core is highly pipelined architecture core which can run multi instances of the entropy engines for faster parallel processing. <ul style="list-style-type: none"> <li>Fully Validated on custom built hardware using ITU-T and Franhoufer test streams.</li> <li>Main Profile @ L4.2 and High Profile decode @ L4.2.</li> <li>Multi-channel decode: 2x1080i 60 fps / 2x1080p 30 fps.</li> <li>Programmable YUV: 4:2:0, 4:2:2 and 4:4:4 chroma format support and Programmable bit depth 8, 10 or 12 bits .</li> <li>Single chip FPGA solution optimized both for memory and performance.</li> <li>Support up to very high bit-rate of 100 Mbps.</li> <li>Supports both Intra frame only (AVC Intra) and Inter frame (IPB frames) decoding.</li> </ul>	Alliance Member IP	CoreEL	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	
<a href="#">H.264/AVC-I Encoder</a> CoreEL's Intra Frame Codec is one of industry's first FPGA based single chip I-Frame only encoding and decoding solutions and is optimized for very low latency applications. <ul style="list-style-type: none"> <li>Fully autonomous. It does not require any external processor to aid the codec operations.</li> <li>High profile coding, also supports Main &amp; Constrained Baseline Profile</li> <li>Bit depth up to 10 bits</li> <li>4:2:0 and 4:2:2 Chroma format</li> <li>Supports resolutions up to Full HD (1920x1080) and scalable up to 4K</li> <li>Supports progressive and interlaced formats</li> <li>Frame-rate up to 60 fps for progressive Full HD resolution</li> <li>Simultaneous multi-channel encode-decode</li> </ul>	Alliance Member IP	CoreEL	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">JPEG2000 Decoder</a> <ul style="list-style-type: none"> <li>Compliant with JPEG 2000 (ISO/IEC 15444-1) and DCI (Digital Cinema Initiatives) recommendation</li> <li>Customizable input bit rate up to 250Mbps / 500Mbps / 1+Gbps / lossless.</li> <li>Full-frame decoding (no tiling)</li> <li>Fully autonomous decoder with automatic parameter extraction, thus requiring minimal user intervention</li> <li>Fully synchronous design</li> <li>Multi-channel interface</li> <li>Pixel depth up to 12 bits per color sample (lossless mode up to 16 bits)</li> <li>Single-chip FPGA solution for single-channel or multi-channel up to 4096x2160 (4K) resolution</li> <li>XYZ, RGB, YUV (4:4:4 or 4:2:2) color spaces with support for ICT/RCT color transform</li> </ul>	Alliance Member IP	Barco-Silex	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<a href="#">JPEG2000 Decoder</a> <ul style="list-style-type: none"> <li>Input data-rate up to 500 Mbit/s</li> <li>JPEG 2000 (ISO/IEC 15444-1)</li> <li>Resolution up to 2048 x 1080 pixels , Frame rate up to 120 fps</li> <li>Single or multiple tiles</li> <li>Single quality layer (Multiple quality layer optional)</li> <li>Single-chip FPGA solution</li> <li>Up to 7 resolutions</li> </ul>	Alliance Member IP	IntoPIX	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Artix-7</li> <li>Kintex-7</li> </ul>	X	
<a href="#">JPEG2000 Encoder</a> <ul style="list-style-type: none"> <li>Compliant with JPEG 2000 (ISO/IEC 15444-1) and DCI (Digital Cinema Initiatives) recommendation.</li> <li>Configurable encoded bit rate with 3 selectable regulation modes up to 250Mbps / 500Mbps / 1+Gbps / lossless.</li> <li>Flexible IP core with support for a wide range of JPEG 2000 options and easy to use interface for simple integration.</li> <li>Full-frame encoding (no tiling).</li> <li>Fully synchronous design.</li> <li>Multi-channel interface.</li> <li>Pixel depth up to 12 bits per color sample (lossless mode up to 16 bits).</li> <li>Single-chip FPGA solution for single-channel or multi-channel up to 4096x2160 (4K) resolution.</li> <li>XYZ, RGB, YUV (4:4:4 or 4:2:2) color spaces with support for ICT/RCT color transform.</li> </ul>	Alliance Member IP	Barco-Silex	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">JPEG2000 Encoder</a> <ul style="list-style-type: none"> <li>Data-rate up to 500 Mbit/s.</li> <li>JPEG 2000 (ISO/IEC 15444-1).</li> <li>Resolution up to 2048 x 1080 pixels , Frame rate up to 120 fps.</li> <li>Single or multiple tiles.</li> <li>Single quality layer (Multiple quality layer optional).</li> <li>Single-chip FPGA solution.</li> <li>Up to 7 resolutions</li> </ul>	Alliance Member IP	IntoPIX	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Artix-7</li> <li>Kintex-7</li> </ul>	X	
<a href="#">MPEG-2 Decoder</a> ISO/IEC13818-20 MPEG-2 Video, MP@HL, 4:2:2@HL <ul style="list-style-type: none"> <li>1920x1080</li> <li>Up to 60 fps</li> <li>200Mbps maximum bitrate</li> <li>Scalable architecture for power, area or performance</li> </ul>	Alliance Member IP	IBEX	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Virtex-6</li> </ul>	X	
<a href="#">MPEG-2 Decoder</a> CoreEL's MPEG-2 decoder IP Core is a contribution grade solution delivering over 100Mbps bitrates for 1080P60 422@HL quality video. The industry proven IP Core has been designed for modularity and optimum resource utilization on Xilinx FPGAs. <ul style="list-style-type: none"> <li>Bitrate supported up to 100 Mbps.</li> <li>Frame-rate up to 60 fps for progressive HD decode.</li> <li>Optimized both for memory and performance, low resource utilization.</li> <li>Optional support for TS input.</li> <li>Simultaneous multi-channel decode.</li> <li>Single chip FPGA solution.</li> <li>Support both 4:2:0 &amp; 4:2:2 chroma formats.</li> <li>Supports progressive and interlaced formats.</li> <li>Supports resolution up to 1920x1080 progressive.</li> </ul>	Alliance Member IP	CoreEL	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> <li>Spartan-6</li> <li>Virtex-6</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Image Processing

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">1080p60 Camera Image Processing Reference Design (XAPP794)</a></p> <p>This application note describes how to set up and run the 1080p60 camera image processing reference design using the Zynq-7000 All Programmable SoC video and imaging kit.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Automotive</li> <li>Consumer</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> </ul>	X	X
<p><a href="#">Color Correction Matrix (CCM)</a></p> <p>The Color Correction Matrix LogiCORE IP can be used for color correction operations such as adjusting white balance, color cast, brightness, or contrast in an RGB image.</p> <ul style="list-style-type: none"> <li>Selectable data width (8, 10, 12 bits)</li> <li>Selectable architectures using XtremeDSP Slices for optimal resource usage</li> <li>Programmable matrix coefficients</li> <li>Independent clipping and clamping control</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Color Filter Array Interpolation</a></p> <p>The Color Filter Array Interpolation SmartCORE IP is a high performance and resource efficient implementation for converting Bayer sensor data to the RBG color domain.</p> <ul style="list-style-type: none"> <li>Scalable data width (8, 10, 12 bits)</li> <li>Support for up to 4096 x 4096 image resolution including HD (1080P60)</li> <li>High quality interpolation suppresses artifacts without the use of an external frame buffer</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Defective Pixel Correction</a></p> <p>The Defective Pixel Correction LogiCORE IP performs real-time detection and correction of defective pixels in a camera image sensor array.</p> <ul style="list-style-type: none"> <li>Scalable data width (8, 10, 12 bits)</li> <li>Up to 4k x 4k resolutions supported including 1080P60</li> <li>Temporal filtering without using an external frame buffer</li> <li>Programmable thresholds</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">Gamma Correction</a></p> <p>The Gamma Correction LogiCORE IP is an optimized hardware block for manipulating image data to match the response of display devices.</p> <ul style="list-style-type: none"> <li>Scalable data width (8,10, 12 bits)</li> <li>Single or three color channel LUT structure</li> <li>Optional interpolated output values available to reduce requirements</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Image Characterization</a></p> <p>The Image Characterization SmartCORE IP generates statistical data on a video stream that can be used in applications like face recognition and object detection.</p> <ul style="list-style-type: none"> <li>Global and Block Means and Variances for: <ul style="list-style-type: none"> <li>Luminance/Chrominance Content</li> <li>Frequency Content</li> <li>Edge Content</li> <li>Motion Content</li> <li>Color Content</li> </ul> </li> <li>Global histograms for Luminance, Chrominance and Hue</li> <li>Support for image sizes up to 1920x1080p @ 30 fps or 1280x720p @ 60fps</li> <li>Designed to work with the Motion Adaptive Noise Reduction and Object Segmentation IP cores</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Image Edge Enhancement</a></p> <p>The Image Edge Enhancement SmartCORE IP is a programmable hardware block that can be used to enhance the edges of objects within each frame of video</p> <ul style="list-style-type: none"> <li>Support for full high-definition (1080p@60fps) resolution</li> <li>Programmable directional gain for edge enhancement</li> <li>Selectable processor interface</li> <li>8, 10, or 12-bit input and output precision</li> <li>YCrCb input</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Image Processing

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">Image Noise Reduction</a> The Image Noise Reduction SmartCORE IP provides a programmable smoothing function to reduce noise within each frame of video</p> <ul style="list-style-type: none"> <li>Selectable smoothing filters</li> <li>Selectable processor interface</li> <li>8, 10, and, 12 bit input and output precision</li> <li>YCrCb input and output</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Image Statistics Engine</a> The Image Statistics Engine SmartCORE IP provides hardware-based image analysis to support Auto-Focus, Auto-Exposure, and Auto-White balance applications.</p> <ul style="list-style-type: none"> <li>Support for up to full high-definition (1080p60) resolutions</li> <li>16 programmable zones</li> <li>Support for 8, 10, or 12-bit input precision</li> <li>Multiple output data values for all zones and color channels               <ul style="list-style-type: none"> <li>Sum and sum of squares of color values</li> <li>Low and high frequency content</li> <li>Horizontal, vertical, diagonal and anti-diagonal edge content</li> </ul> </li> <li>Outputs for pre-selected zone(s):               <ul style="list-style-type: none"> <li>Y channel histogram</li> <li>R,G,B channel histograms</li> <li>Two dimensional Cr-Cb histogram</li> </ul> </li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">logiBAYER</a> Color Camera Bayer Decoder</p> <ul style="list-style-type: none"> <li>Converts camera sensor video from Bayer color space to the RGB color</li> <li>Supports all possible Bayer pattern combinations (first two pixels: GB, GR, BG or BR)</li> <li>Automatically recognizes input video resolution</li> <li>Configurable memory interface: Xylon XMB, PLB, Xilinx MPMC NPI (AXI4 in preparation)</li> <li>Optional picture's edge cropping and picture scaling</li> <li>Unlimited vertical resolution horizontal resolution up to 1536 pixels</li> </ul>	SmartCORE IP	Xylon	<ul style="list-style-type: none"> <li>Automotive</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Image Processing

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">logiCVC-ML</a> Multi-layer Compact Video Controller <ul style="list-style-type: none"> <li>• Supports LCD TFT and CRT displays</li> <li>• Up to 2048x2048 display resolutions (higher on request)</li> <li>• Supports up to 5 layers</li> <li>• Configurable layer's size, position and offset</li> <li>• Pixel, Layer, or Color Lookup Table (CLUT) alpha blending</li> <li>• Supported output formats: Parallel RGB, PAL/NTSC, LVDS, Camera link, DVI</li> <li>• Configurable AMBA AXI4, CoreConnect PLB or Xylon XMB memory interface</li> <li>• Software drivers for the most popular operating systems (OS)</li> </ul>	Alliance Member IP	Xylon	<ul style="list-style-type: none"> <li>• Broadcast Camera</li> <li>• Video Conferencing</li> <li>• Displays/Projectors</li> <li>• Automotive</li> <li>• ISM</li> <li>• Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>• Zynq-7000</li> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	
<a href="#">logiLMD</a> Lane Marking Detector Accelerator for LDW <ul style="list-style-type: none"> <li>• Fundamental building block for FPGA based automotive Rear Looking Lane Departure Warning System</li> <li>• Adopts to shadows and light changes</li> <li>• Hough Transform based model fitting</li> <li>• High input data rate &gt; 180 180 Mpix/sec</li> <li>• Provides high level decision making reasoning as open source embedded software</li> <li>• The most demanding computing tasks implemented in programmable logic</li> </ul>	SmartCORE IP	Xylon	<ul style="list-style-type: none"> <li>• Automotive</li> </ul>	<ul style="list-style-type: none"> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	
<a href="#">logiPDET</a> Pedestrian Detection HOG/SVM Accelerator <ul style="list-style-type: none"> <li>• Advanced HOG/SVM object classification core for support of Pedestrian Detection in camera-based video systems</li> <li>• Supports resolutions up to 1024x1024</li> <li>• Run-time variable image size</li> <li>• High Input Data Rate &gt; 100 Mpixel/sec</li> <li>• High throughput &gt;6.4 GMAC/sec for the classification stage</li> <li>• ARM AMBA AXI4 bus compliant</li> </ul>	SmartCORE IP	Xylon	<ul style="list-style-type: none"> <li>• Automotive</li> <li>• ISM</li> </ul>	<ul style="list-style-type: none"> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">logiVIEW</a> Lens correction/perspective transform/stitching  <ul style="list-style-type: none"> <li>• Supports perspective transformations of 2D quadrilaterals</li> <li>• Programmable homographic transformation matrix enables: cropping, resizing, rotating, translating, arbitrary function</li> <li>• Supports correction of fish eye lens distortions</li> <li>• Suitable for extreme wide-angle lenses (fish-eye) and other lenses</li> <li>• Configurable number of video inputs and outputs</li> <li>• Supports 2048x2048 and higher input and output resolutions</li> <li>• Calibration software with preview function is part of IP deliverables</li> </ul>	SmartCORE IP	Xylon	<ul style="list-style-type: none"> <li>• Broadcast Camera</li> <li>• Video Conferencing</li> <li>• Displays/Projectors</li> <li>• Automotive</li> <li>• ISM</li> <li>• Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>• Spartan-6</li> <li>• Virtex-6</li> </ul>	X	
<a href="#">Object Segmentation</a> The Object Segmentation SmartCORE IP provides a hardware-accelerated method for identifying objects of interest within a video stream.  <ul style="list-style-type: none"> <li>• Supports up to 8 sets of feature combinations (mean, variance, edge, motion and color information)</li> <li>• Supports up to 4 feature selects (any Boolean combination of the 8 feature combinations)</li> <li>• Detects up to 30 objects per feature select</li> <li>• Provides location of the object in the frame and density of the object in a rectangle around the object</li> <li>• Operates at all resolutions and frame rates supported by Image Characterization block (up to 720p60 and 1080p30)</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>• Broadcast Camera</li> <li>• Video Conferencing</li> <li>• Automotive</li> <li>• ISM</li> <li>• Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>• Zynq-7000</li> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	
<a href="#">Optical Flow</a> <ul style="list-style-type: none"> <li>• Used to estimate the 2D motion projected on the image plane by the objects moving in the 3D scene.</li> <li>• Optical flow can be illustrated with vectors that show motion that exists from a reference frame to another frame.</li> <li>• Used in many applications from tracking in automotive applications to explosion detection</li> </ul>	SmartCORE IP	Digital Design Corp.	<ul style="list-style-type: none"> <li>• Automotive</li> <li>• ISM</li> <li>• Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>• Spartan-6</li> </ul>	X	
<a href="#">SubLVDS Camera Sensor Interface Reference Design (XAPP582)</a> The Compact Camera Port 2 (CCP2) protocol is used to interface between camera sensors and receivers. The signaling scheme uses SubLVDS. This application note describes the SubLVDS electrical specifications. It includes a reference design to implement resistor topology that emulates the electrical characteristics of a SubLVDS transmitter.	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>• Broadcast Camera</li> <li>• Video Conferencing</li> <li>• Automotive</li> <li>• ISM</li> <li>• Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	



Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">3D Graphics Accelerator</a> <ul style="list-style-type: none"> <li>3D Graphics accelerator IP designed to support the OpenGL ES 1.1 API</li> <li>ARM Cortex-A9 CPU with NEON coprocessor run the geometry engine and optimizes the IP's size</li> <li>Conforms to the AMBA AXI4 bus specifications from ARM</li> <li>FPGA resource-effective 3D graphics acceleration</li> <li>Linux compatible</li> <li>support for other OSes planned for year 2012</li> <li>The logi3D GPU can be used with different CPUs</li> </ul>	Alliance Member IP	Xylon	<ul style="list-style-type: none"> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	X
<a href="#">4K2K Up-Converter Reference Design (XAPP596)</a> <p>This high definition (HDTV) to 4K2K up-converter reference design enables up-conversion from 1080p HDTV to 4K2K progressive images. The up-conversion results in showing HDTV content, which is very popular in broadcasting and packaged media, on a 4K x 2K flat panel display. The reference design is built from the following SmartCORE IP in the Xilinx Video and Image Processing Pack (VIP):</p> <ul style="list-style-type: none"> <li>Video Scaler</li> <li>On-screen Display (OSD)</li> </ul>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> </ul>	X	
<a href="#">AXI VDMA Reference Design (XAPP742)</a> <p>This application note demonstrates the creation of video systems by using Xilinx native video IP cores such as AXI Video Direct Memory Access (VDMA), Video Timing Controller (VTC), test pattern generator (TPG), and the DDR3 memory controller to process configurable frame rates and resolutions in Kintex-7 FPGAs.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">AXI Video DMA</a></p> <p>The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx SmartCORE IP core that provides high-bandwidth direct memory access between memory and AXI4-Stream type video target peripherals. The core provides efficient two dimensional DMA operations with independent asynchronous read and write channel operation.</p> <ul style="list-style-type: none"> <li>High-bandwidth direct memory access for video streams</li> <li>Efficient two-dimensional DMA operations</li> <li>Independent, asynchronous read and write channel operation</li> <li>Gen-Lock frame buffer synchronization option up to 32 frame stores</li> <li>Supports dynamic video format changes</li> <li>Optional Line Buffers with configurable thresholds for efficient video streaming</li> <li>Processor accessible initialization, status, interrupt and management registers</li> <li>Primary AXI Stream data width support for multiples of 8-bits: 8, 16, 24, 32, etc up to 1024 bits</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> </ul>	<ul style="list-style-type: none"> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Chroma Resampler</a></p> <p>The Chroma Resampler LogiCORE IP converts video data between commonly used chroma formats.</p> <ul style="list-style-type: none"> <li>Supports conversion between YCrCb 4:4:4, 4:2:2, and 4:2:0</li> <li>Video formats supported: <ul style="list-style-type: none"> <li>High-definition (1080p60 resolutions)</li> <li>Up to 4095 total scanlines and 4095 pixels per scanline</li> </ul> </li> <li>Image edges padded to eliminate edge artifacts</li> <li>Scalable data width of 8, 10 and 12-bits</li> <li>Supports Progressive or Interlaced Video</li> <li>Programmable clipping and clamping of output results</li> <li>Three resampling options allow resource utilization trade-off</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Chroma Resampler Reference Design (XAPP932)</a></p> <p>This application note describes the implementation of six circuits necessary to perform commonly used conversions between various chroma formats. It is accompanied by reference designs which include Generic RTL VHDL code.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Video Processing

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">Color-Space Converter: YCrCb to RGB (XAPP931)</a> This application note describes the implementation of a YCrCb color space to an RGB Color space conversion circuit necessary in many video designs.	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<a href="#">De-interlacer</a> Small footprint enables many channels of de-interlacing in a single FPGA for applications such as Multi-Viewing and Multi-Channel MPEG or H.264 Encoding.	SmartCORE IP	CubeVision	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> <li>Spartan-6</li> </ul>	X	
<a href="#">Designing High-Performance Video Systems in 7 Series FPGAs with the AXI Interconnect (XAPP741)</a> <ul style="list-style-type: none"> <li>The design uses eight AXI video direct memory access (VDMA) engines to simultaneously move 16 streams (eight transmit video streams and eight receive video streams), each in 1920 x 1080 pixel format at 60 or 75 Hz refresh rates, and up to 32 data bits per pixel.</li> <li>Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream.</li> <li>The output of the OSD core drives the onboard high-definition media interface (HDMI) video display interface through the color space converter.</li> </ul>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> </ul>	X	



## Smarter Vision IP and Reference Designs – Video Processing

IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">Designing High-Performance Video Systems with the AXI Interconnect on Virtex-6 (XAPP740)</a>  This application note covers the design considerations of a system using the performance features of the LogiCORE IP Advanced eXtensible Interface (AXI) Interconnect core.	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Virtex-6</li> </ul>	X	
<a href="#">Designing High-Performance Video Systems with the Zynq-7000 All Programmable SoC (XAPP792)</a>  <ul style="list-style-type: none"> <li>The design uses three AXI video direct memory access (VDMA) engines to simultaneously move six streams (three transmit video streams and three receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel.</li> <li>Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) core to set up the necessary video timing signals.</li> <li>Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream.</li> <li>The output of the OSD core drives the HDMI video display interface on the board.</li> </ul>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> </ul>	X	X
<a href="#">Implementing Memory Structures for Video Processing in the Vivado HLS Tool (XAPP793)</a>  Video algorithms can be quickly and efficiently implemented in Xilinx FPGAs through the use of the Vivado High-Level Synthesis (HLS) tool. This application note describes the techniques and main aspects the user needs to keep in mind when implementing this kind of algorithm in the HLS tool.	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<a href="#">Motion Adaptive Noise Reduction</a> The Motion Adaptive Noise Reduction LogiCORE IP provides system designers with an easily configurable and high quality motion detection and adaptive noise reduction core for image processing systems.  <ul style="list-style-type: none"> <li>Supports resolutions up to 720P60 and 1080P30</li> <li>Configurable Noise Reduction Strength</li> <li>Programmable Motion Transfer Function</li> <li>YCrCb input</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">On-Screen Display</a></p> <p>The On-Screen Display SmartCORE IP is used for rendering text, graphics and Alpha blending in video systems.</p> <ul style="list-style-type: none"> <li>Hardware Accelerators <ul style="list-style-type: none"> <li>Alpha Blending Layer Compositor</li> <li>Graphics Controller (including boxes and text)</li> </ul> </li> <li>Configurable number of layers up to 8 max</li> <li>Supports video frame sizes up to 4096x4096 pixels and frame rates up to 60fps including 1080P60</li> <li>Provides configurable internal text string memory with 1-bit or 2-bit per pixel color depth and scaling text by 1x, 2x, 4x or 8x</li> <li>Provides configurable internal font memory for 8x8 or 16x16 pixel fixed distance fonts</li> <li>Color Spaces: RGB, RGBA, YUV-4:4:4, YUVa-4:4:4, YUV-4:2:2, YUVa-4:2:2, YUV-4:2:0, YUVA-4:2:0</li> <li>Number of color components: 2 or 3; Bits per color component: 8, 10 or 12</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">OSVP (OmniTek Scalable Video Processor)</a></p> <ul style="list-style-type: none"> <li>Chroma resampling</li> <li>De-interlacing</li> <li>Resizing</li> <li>Composite onto video output with graphic overlay</li> <li>Video resolutions up to 2048x2048</li> <li>YUV and RGB colour in 4:2:2 or 4:4:4 format</li> <li>8, 10 or 12 bit colour depth per plane</li> <li>Interlaced, progressive and progressive segmented frame (PsF) support</li> <li>Motion and low angle edge adaptive de-interlacing</li> </ul>	SmartCORE IP	OmniTek	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Kintex-7</li> </ul>	X	
<p><a href="#">Real Time Video Engine on Spartan-6 (XAPP898)</a></p> <p>The Real-Time Video Engine (RTVE) provides a professional grade and highly demonstrable video processing reference design targeted to the broadcast market. The reference design is built from IP cores using the Xilinx Video and Image Processing IP Pack. The reference design performs video de-interlacing and scaling functions, and also provides many other features:</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> </ul>	X	



# Smarter Vision IP and Reference Designs – Video Processing

## IP Design Target

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">Real Time Video Engine on Virtex-6 (XAPP889)</a> <p>The Real-Time Video Engine (RTVE) provides a good quality and highly demonstrable video processing reference design targeted to the broadcast market. The reference design is built from IP cores using the Xilinx Video and Image Processing IP Pack (VIPP). The reference design performs video de-interlacing and scaling functions and also provides many other features.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Virtex-6</li> </ul>	X	
<a href="#">Real Time Video Engine 2.0 on Kintex-7 (XAPP1091)</a> <p>The objective of this reference design is to provide a highly demonstrable, broadcast-quality video processing reference design targeted to a wide range of video applications. The Real-Time Video Engine Reference Design version 2.0 performs the video processing function in a scalable fashion with capability supporting 2x, 4x and up to 8x parallel video pipelines.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Kintex-7</li> </ul>	X	
<a href="#">RGB to YCrCb Color-Space Converter</a> <p>The Xilinx RGB to YCrCb Color Space Conversion LogiCORE IP is an optimized hardware block for converting RGB video data to the YCrCb color space.</p> <ul style="list-style-type: none"> <li>Scalable Data Width (8, 10, 12 bits)</li> <li>Supports multiple color space conversions               <ul style="list-style-type: none"> <li>SD (ITU 601)</li> <li>HD (ITU 709) PAL</li> <li>HD (ITU 709) NTSC</li> <li>YUV</li> </ul> </li> <li>User defined conversion matrices</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">Test Pattern Generator</a></p> <p>Xilinx Test Pattern Generator IP Core provides convenient generation of test patterns for Video System bring up, evaluation and debug.</p> <ul style="list-style-type: none"> <li>• Supports generation of a wide variety of test patterns including solid colors, color bars, tartan bars, vertical, horizontal and temporal ramps, zone plate, crosshairs, moving box, addition of noise, insertion of stuck pixels, etc.</li> <li>• Supports YCC 4:2:2 and RGB</li> <li>• Scalable data width of 8, 10 and 12-bits</li> <li>• Supports pass through of video signals in addition to test pattern generation</li> <li>• Supports AXI4-Lite control interface and AXI4-Stream Video Protocol</li> <li>• Supports 1080p60 data rates in Artix-7 family devices and higher data rates in high performance Xilinx devices</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>• Broadcast Camera</li> <li>• Video Conferencing</li> <li>• Displays/Projectors</li> <li>• Automotive</li> <li>• ISM</li> <li>• Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>• Zynq-7000</li> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	
<p><a href="#">Video De-interlacer</a></p> <p>The Video De-interlacer SmartCORE IP converts live incoming interlaced video streams into progressive video streams. This process is performed in real time as the input video passes through the Video De-interlacer. It also uses additional motion tracking and diagonal edge enhancement techniques to ensure that motion artifacts are removed where possible. This results in a high-quality progressive output image.</p> <ul style="list-style-type: none"> <li>• Supports a wide range of industry standard video encoding and packing methods, including: <ul style="list-style-type: none"> <li>○ 8, 10 or 12 bits per pixel</li> <li>○ YUV or RGB color spaces (static or dynamically configurable)</li> <li>○ 4:2:0, 4:2:2 or 4:4:4 packing (static or dynamically configurable)</li> </ul> </li> <li>• Supports highly scalable resolutions from 128x128 up to 2048x2048, such as: <ul style="list-style-type: none"> <li>○ Standard SD formats: 480i, 480p, 576i, 576p</li> <li>○ Standard HD formats: 720p, 1080i, 1080p</li> <li>○ Digital Cinema 2K</li> <li>○ All PC resolutions: e.g. 640x480, 1024x768, 1280x1024, 1920x1200</li> </ul> </li> <li>• Supports progressive pass through, "Progressive Segmented Frames" (PSF) and "Pull down" encoded streams</li> <li>• Highly configurable and can be optimized for the smallest FPGA footprint</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>• Broadcast Camera</li> <li>• Video Conferencing</li> <li>• Displays/Projectors</li> <li>• Automotive</li> <li>• ISM</li> <li>• Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>• Zynq-7000</li> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">Video Scalar</a></p> <p>The Video Scalar SmartCORE IP is an optimized hardware block that converts an input color image of one size to an output image of a different size.</p> <ul style="list-style-type: none"> <li>Support for -8, -10, -12 bit video data</li> <li>Video resolutions up to 4094x4094 <ul style="list-style-type: none"> <li>Includes standard high-definition formats (1080i/60, 720P/60, 1080P/30, 1080P/60)</li> </ul> </li> <li>Configurable up to 64 phases and 12 taps</li> <li>Supports multiple algorithms <ul style="list-style-type: none"> <li>Bilinear, bicubic, and polyphase scaling</li> </ul> </li> <li>Programmable scaling factor in both horizontal and vertical directions</li> <li>Support for YUV4:4:4, RGB YUV4:2:2 or YUV4:2:0</li> <li>Programmable or user input coefficient parameters</li> <li>Coefficient sharing for Luminance/Chrominance and Horizontal/Vertical filters</li> </ul>	SmartCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Video Timing Controller</a></p> <p>Xilinx provides a Video Timing Controller LogiCORE IP for use in imaging systems which allows easy timing configuration and system control.</p> <ul style="list-style-type: none"> <li>Automatic detection of horizontal and vertical blanking, synchronization pulses, and active video pixels</li> <li>In-system programmable for easy configuration</li> <li>Generation of horizontal, vertical and field ID pulses</li> <li>Full interrupt support for system event control</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">YCrCb to RGB Color-Space Converter</a></p> <p>The Xilinx YCrCb to RGB Color Space Conversion LogiCORE IP is an optimized hardware block for converting YCrCb video data to the RGB color space.</p> <ul style="list-style-type: none"> <li>Scalable Data Width (8, 10, 12 bits)</li> <li>Supports multiple color space conversions <ul style="list-style-type: none"> <li>SD (ITU 601)</li> <li>HD (ITU 709) PAL</li> <li>HD (ITU 709) NTSC</li> <li>YUV</li> </ul> </li> <li>User defined conversion matrices</li> </ul>	LogiCORE IP	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<p><a href="#">Zynq All Programmable SoC Sobel Filter Implementation Using the Vivado HLS Tool (XAPP890)</a></p> <p>This application note describes how to generate the Sobel edge detection filter in the Zynq-7000 All Programmable SoC ZC702 Base Targeted Reference Design (TRD) using the Vivado High-Level Synthesis (HLS) tool.</p>	Reference Design	Xilinx, Inc.	<ul style="list-style-type: none"> <li>Broadcast Camera</li> <li>Video Conferencing</li> <li>Displays/Projectors</li> <li>Automotive</li> <li>ISM</li> <li>Aerospace &amp; Defense</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> </ul>	X	X



Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<p><a href="#">ATSC Modulator</a> Supports ATSC A/53 Part 2 The MVD modulator cores can be delivered with an Intermediate Frequency output or a RF output when using Analog Devices or Maxim RF DACs</p> <ul style="list-style-type: none"> <li>• Single clock</li> <li>• Robust SPI input (null packet deletion in option)</li> <li>• PCR re-stamping</li> <li>• 19.39Mbps maximum input rate for 8-VSB</li> <li>• Possibility of supporting a variable symbol rate</li> <li>• Intermediate frequency output for single DAC (14 bits) or baseband outputs (2 x 16 bits)</li> <li>• Single / multi channel</li> </ul>	Alliance Member IP	MVD	<ul style="list-style-type: none"> <li>• Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>• Zynq-7000</li> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	
<p><a href="#">ATSC Modulator</a> The MW_8-VSB core implements the terrestrial broadcast mode (known as 8 VSB) compliant to ATSC Standard A/53, part of the VSB subsystem of the Digital Television Standard</p> <ul style="list-style-type: none"> <li>• Input: 19.39...Mbps serial data stream.</li> <li>• 207/187 Reed Solomon Encoder</li> <li>• 52 data segment (intersegment) convolutional byte interleaver</li> <li>• Interleaving depth: 1/6 of a data field (4ms deep).</li> <li>• 2/3 rate trellis code. 8-level (3 bit) one dimensional constellation.</li> </ul>	Alliance Member IP	Mindway	<ul style="list-style-type: none"> <li>• Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>• Spartan-6</li> </ul>	X	
<p><a href="#">DVB-C Modulator</a> The MW_DVB-C modulator core performs the digital baseband function required for the transmission side of Digital Video Broadcasting cable link. It accepts a MPEG-2 transport stream and produces a I/R filtered output which should be used by an external modulator.</p> <ul style="list-style-type: none"> <li>• Compliant to ETSI EN 300 429 v.1.2.1</li> <li>• 204/188 Reed Solomon Outer Coder</li> <li>• Selectable QAM Modulation between 16, 32 or 64</li> <li>• Fully synchronous design</li> <li>• High speed: more than 20 MHz Cable symbol rate</li> </ul>	Alliance Member IP	Mindway	<ul style="list-style-type: none"> <li>• Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>• Spartan-6</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">DVB-C Modulator</a> <ul style="list-style-type: none"> <li>Fully synthesizable RTL VHDL design (not delivered) for easy customization</li> <li>Intermediate frequency output for single DAC (14 bits) or baseband outputs (2 x 16 bits)</li> <li>MER &gt; 42dB</li> <li>PCR re-stamping</li> <li>Programmable 16, 32, 64, 128 and 256 QAM Symbol Mapping</li> <li>Robust SPI input (discarding incorrect input packets)</li> <li>Single / multi channel</li> <li>Single clock (up to 140 MHz+ for Spartan-3/6, 180 MHz+ for Virtex-5/6)</li> <li>Supports programmable symbol rates</li> </ul>	Alliance Member IP	MVD	<ul style="list-style-type: none"> <li>Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	
<a href="#">DVB-S Modulator</a> <p>The MW_DVB-S modulator core performs the digital baseband function required for the transmission of a Digital Video Broadcasting satellite link. It accepts a MPEG-2 transport stream and produces a I/Q filtered output which should be used by an external modulator.</p> <ul style="list-style-type: none"> <li>Compliant to ETSI EN 300 421 v1.1.2</li> <li>204/188 Reed Solomon Outer Coder</li> <li>Selectable code rates of 1/2 , 2/3, 3/4, 5/6, 7/8</li> <li>Fully synchronous design</li> <li>High speed: up to 80 MHz Ru rates</li> </ul>	Alliance Member IP	Mindway	<ul style="list-style-type: none"> <li>Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>Spartan-6</li> </ul>	X	
<a href="#">DVB-S Modulator</a> <ul style="list-style-type: none"> <li>Baseband or Intermediate frequency output for complex DAC (2 x 16 bits)</li> <li>DVB-S (ETS 300 421) Compliant baseband transmitter for Satellite Modem Termination Systems (SMTS)</li> <li>Design delivered as Netlist</li> <li>Drop-in module</li> <li>Flexible input and symbol rates</li> <li>Fully synthesizable RTL VHDL design (not delivered) for easy customization</li> <li>MER &gt; 40dB</li> <li>PCR re-stamping</li> <li>PCR re-stamping</li> <li>Programmable 1/2, 2/3, 3/4, 5/6 and 7/8 punctured FEC</li> <li>Ready to use DVB-S compliant modulator core</li> </ul>	Alliance Member IP	MVD	<ul style="list-style-type: none"> <li>Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>Zynq-7000</li> <li>Artix-7</li> <li>Kintex-7</li> <li>Virtex-7</li> </ul>	X	

Resource	Type	Provider	Applications	Device Family Support	Programmable Logic	ARM Processing System
<a href="#">DVB-T2 Modulator</a> <ul style="list-style-type: none"> <li>• FFT sizes: 1K, 2K, 4K, 8K, 8K extended, 16K, 16K extended, 32K, 32K extended.</li> <li>• Guard-interval fractions: 1/128, 1/32, 1/16, 19/256, 1/8, 19/128, 1/4. Guard interval processing may need an external memory depending on the amount of memory available on your FPGA.</li> <li>• Scattered-pilot patterns: 8 different versions (PP1... PP8) matched to guard intervals.</li> <li>• Continual pilots with improved optimization to reduce overhead, with respect to DVB-T.</li> <li>• Supported code rates: 1/2, 3/5, 2/3, 3/4, 4/5 and 5/6 with normal and short FECFRAME.</li> <li>• Supported modulation format: QPSK, 16-QAM, 64-QAM and 256-QAM.</li> <li>• Rotated constellations, which provide a form of modulation diversity, to assist in the reception of higher-code-rate signals in adverse channel condition.</li> <li>• Extended interleaving, including bit, cell, time and frequency interleavers. The time interleaver requires external memory.</li> </ul>	Alliance Member IP	Binary Core	<ul style="list-style-type: none"> <li>• Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	
<a href="#">DVB-T/H Modulator</a> <ul style="list-style-type: none"> <li>• Fully compliant with ETSI EN 300 744 V1.5.1 (2004-11)</li> <li>• Support DVB-H functionality</li> <li>• Configurable for 2K, 4K and 8K OFDM modes.</li> <li>• Support Hierarchical Mode</li> <li>• Supplied with build script using Synplify Pro®</li> <li>• Optional SFN functional mode could be added</li> <li>• Optional Linear and Not Linear Pre-Distortion could be added</li> <li>• Internal or external microcontroller interface is available</li> <li>• Status and control registers are available for start up and continuous test and management</li> </ul>	Alliance Member IP	Mindway	<ul style="list-style-type: none"> <li>• Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>• Spartan-6</li> </ul>	X	
<a href="#">DVB-T/H Modulator</a> <ul style="list-style-type: none"> <li>• ETSI, DVB-T/H (EN 300 744 V1.5.1) Compliant baseband transmitter for Digital Terrestrial Television.</li> <li>• MER &gt; 41dB.</li> <li>• PCR restamping.</li> <li>• Programmable symbol mapping, OFDM mode, guard interval and convolutional rate - Supports variable channel width 5 MHz to 8 MHz.</li> <li>• Robust SPI input (discarding of incorrect input packets).</li> <li>• Single channel, supports hierarchical transmission.</li> </ul>	Alliance Member IP	MVD	<ul style="list-style-type: none"> <li>• Broadcast</li> </ul>	<ul style="list-style-type: none"> <li>• Zynq-7000</li> <li>• Artix-7</li> <li>• Kintex-7</li> <li>• Virtex-7</li> </ul>	X	