

AMD ALVEO[™] U50 WITH HLS

FPGA Accelerated CME Tick-to -Trade

INTRODUCTION

Algo-Logic Systems' 5th generation FPGA accelerated Gateware Defined Networking® (GDN) CME Tick-To- Trade (T2T) System is a sub-500 nanosecond trading solution. It supports all CME Group exchanges including CBOT, COMEX, and NYMEX. The solution is built using Algo-Logic Systems' internally developed, pre-built IP cores that significantly reduce time-to-market and provide flexibility for customizations.


KEY BENEFITS

Built for Performance & Efficiency

- > Ultra Low Tick-to-Trade Latency of <500nsec
- > Quote Cancell000ation
- > On Fill Triggers
- > Turbo Spreading
- > Supports customized Triggers through HLS utilization
- > Fast Time to Market
- > C++ API and control software

SOLUTION OVERVIEW

The Algo-Logic's CME Tick-to-Trade System built on the AMD Alveo™ U50






AMD ADVANTAGE

- Industry Leading Low Latency
- > Fast Time to Deployment
- > Augments existing Order Managment System
- High level Synthesis (HLS) enables customize Triggers

CME TICK-TO-TRADAE SYSTEM FEATURES AND BASE SPECIFICATIONS

FPGA Accelerated Trading	Multi-leg turbo spreading, quote cancel, and on fill triggers
Pre-Built IP Cores	CME Feed Handler, CME Futures & Options Order Book, 10G TCP Endpoint, ULL 10GE PHY+MAC
Multicast Channels for Market Data	Up to 16
Order Book Configuration	20 security IDs with L2 snapshots containing BBO, all 10 book levels
FIX Sessions and Order Queues	32 and 64 respectively, with 2 Kbyte per queue message size limit
Turbo Spreading in Logic	Fast arbitrage across multiple legs
Configurable Number of lean Legs	2 with full support for quoting one or two legs of a spread or strategy
Logging and Event Notifications	FIX logs, Raw Market Data logs, CME Order Book BBO, Trigger events
FPGA Device and Platform	AMD UltraScale+ with 10 Gbps Ethernet on Alveo U 50



TAKE THE NEXT STEP

Learn more about <u>AMD Alveo[™] Accelerators</u> Learn more about – <u>www.algo-logic.com</u> Reach out to Algo-Logic Sales – <u>sales@algo-logic.com</u>

DISCLAIMERS

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

© Copyright 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Printed in the U.S.A. SF11-10-21 PID# 232236903-A

