OVERVIEW
The Versal™ HBM series enables the convergence of fast memory, adaptable compute, and secure connectivity in a single platform. The Versal HBM series is architected to keep up with the higher memory needs of the most compute intensive, memory bound applications, providing adaptable acceleration for data center, wired networking, test & measurement, and aerospace & defense applications.

Based on the fourth generation of stacked silicon interconnect technology (SSI technology), the Versal HBM ACAPs series integrate the most advanced HBM2e DRAM, providing 820GB/s of memory bandwidth and 32GB of capacity for 8X more memory bandwidth and 63% lower power than DDR5 solutions.

Built on the foundation of the Versal Premium series, the Versal HBM series integrates an extensive set of multi-terabit, power-optimized connectivity cores and 112G PAM4 transceivers to adapt to emerging network protocols and modules. While doubling the transceiver speed, the Versal HBM series secures every layer of the network infrastructure with built-in encryption engines.

As an adaptive, heterogeneous compute platform, the Versal HBM series is engineered to accelerate a wide range of workloads with large data sets. The adaptable compute engines, coupled with the customizable memory hierarchy, enable massive amount of parallelism and adaptability for evolving algorithms and emerging protocols by matching workloads to the appropriate engines and interfaces.

Providing a design-entry point for any developer, including Vivado® Design Suite and Vitis™ unified software platform, the Versal HBM series unlocks a new class of acceleration for artificial intelligence (AI), machine learning (ML), database acceleration, next-generation firewall, advanced data processing, and a breadth of other compute-intensive, memory-bound applications.

HIGHLIGHTS
Alleviating Network and Compute Bottlenecks for Large Data Sets
> 820GB/s memory access bandwidth for faster runtimes
> 32GB HBM capacity to process bigger data sets
> Lowest power-per-bit solution, easing power and thermal constraints and costs
> Global memory access with built-in switch for minimized design size and power

Scalable, Secure Connectivity for Next-Gen Compute and Networking Infrastructure
> 112G PAM4 transceivers adaptable to emerging network modules and protocols
> 100G and 600G Ethernet cores enabling a wide variety of data rates and protocols
> 600G Interlaken cores with FEC for chip-to-chip interconnect
> 400G High-Speed Crypto Engines for inline network security

Adaptable Acceleration for Evolving Algorithms and Protocols
> Adaptable Engines with programmable memory hierarchy for higher compute density
> Enhanced DSP Engines to support a wide range of data types for diverse workloads
> Programmable network on chip (NoC) for high bandwidth IP interconnect

TARGET APPLICATIONS
DATA CENTER
> Machine Learning Acceleration
> Compute Pre-Processing and Buffering
> Database Acceleration and Analytics

WIRED NETWORKING
> Network Security Acceleration
> Search and Look-up System
> 800G Switch / Router

Test & Measurement
> Network Testers
> Packet Capturing System
> Data Capturing System

AEROSPACE AND DEFENSE
> Radar
> Data and Signal Processing System
> Secure Communication Equipment

1: Based on a typical system implementation of four DDR5-6400 components
2: Line rate vs. Virtex UltraScale+™ FPGA
3: Logic density vs. Virtex UltraScale+ HBM FPGA
## FEATURES

### FEATURE HIGHLIGHTS

<table>
<thead>
<tr>
<th>Category</th>
<th>Highlights</th>
</tr>
</thead>
</table>
| Scalar Engines                  | > Dual-core Arm® Cortex®-A72 application processing unit for Linux-class operating systems  
> Dual-core Arm Cortex-R5F real-time processing unit for low latency and determinism  
> Platform management for quick boot, power & thermal management, and safety & security enclave |
| Adaptable Hardware Engines      | > Adaptable for any workload, including packet processing, ML models, security algorithms  
> High bandwidth, low latency data movement between engines and I/Os  
> Up to 93TB/s of programmable memory hierarchy for optimal compute efficiency |
| Intelligent Engines             | > Enhanced DSP Engines (DSP58) for high-precision floating point & low latency  
> Up to 75TOPs with INT8 and 17.5TFLOPs of DSP compute bandwidth for acceleration |
| High Bandwidth Memory           | > 820GB/s bandwidth eliminates network and compute bottlenecks  
> Up to 32GB capacity for higher performance operation on larger data sets |
| Programmable Network on Chip    | > Multi-terabit network on chip (NoC) with built-in arbitration and Quality of Service  
> Programmable memory-mapped access and interconnect to all engines and custom logic  
> Built-in switch for global access to any HBM memory location to minimize complexity and power  
> Easy IP and kernel placement |
| 112G PAM4 and 32G NRZ Transceivers | > Supports the latest optical and electrical communication standards  
> Up to 5.67Gb/s of serial bandwidth for high density communication interfaces |
| Integrated PCIe® Gen5 with DMA, CCIX, and CXL | > CPU-to-accelerator communication for next-generation data center applications  
> Hardened, queue-based DMA Engines for efficient memory access  
> Symmetric/asymmetric access to memory with cache coherent protocol support |
| Integrated 600G Ethernet and 100G Multirate Ethernet Cores | > Up to 2.4Tb/s of scalable Ethernet throughput  
> Multirate: 400/200/100/50/40/25/10G  
> Multi-standard: FlexE, Flex-O, eCPRI, FCoE, and OTN |
| Integrated 600G Interlaken Cores with FEC | > Scalable chip-to-chip interconnect from 12.5Gb/s to 600Gb/s  
> Integrated FEC for power-optimized error correction |
| 400G High-Speed Crypto Engines  | > AES-GCM-256/128 Cryptography Engines  
> Up to 1.2Tb/s line-rate encryption throughput  
> 400G of line-rate crypto per core  
> MACsec, IPsec supported with soft logic wrapper |

---

**TAKE THE NEXT STEP**

For more information about the Xilinx® Versal HBM series, visit [www.xilinx.com/versal-hbm](http://www.xilinx.com/versal-hbm)