5G Beamforming with Versal™ AI Core Series

> 2X TMACs/watt

> Support for adaptable O-RAN O-DU and O-RU functional partitioning

> Adaptable beamforming for evolving algorithms

**CHALLENGE**

5G New Radio (NR) beamforming is the key to enabling a dramatic increase in network capacity. Beamforming technology, however, requires significant compute density and advanced high-speed connectivity to meet 5G throughput and low-latency requirements. The massive MIMO beamforming algorithms are expected to continue to evolve to increase the utilization of inherent network capacity possible within massive MIMO systems while optimizing fronthaul bandwidth and lowering dissipated power in the radio.

Massive MIMO radio is the leading form factor for 5G commercial deployments, using 32 or 64 antenna elements for beamforming steered towards one or multiple users while using the same spectral resources. For typical radio configuration of a 64 antenna 200MHz system, the beamforming device in the radio needs to perform over 1.5 tera multiply and add (TMAC) operations per second for downlink. Additional compute is needed to perform beamforming in the uplink direction, all while meeting stringent thermal and system footprint constraints.

**SOLUTION: VERSAL AI CORE SERIES FOR BEAMFORMING**

The Versal AI Core series is a highly integrated, multicore, heterogeneous platform that delivers exceptional compute density at low power consumption to perform the real-time, low-latency signal processing demanded by beamforming algorithms in massive MIMO radios. Central to the platform are the AI Engines—a tiled array of C-programmable vector processors with flexible interconnect and distributed memory—ideal for implementing beamforming algorithms that can easily be reprogrammed after deployment.

**AI Engines for Performance/Watt**

AI Engines provide system-level compute far beyond that of traditional FPGA-based multipliers and DSP blocks, enabling 2X TMACs/watt, allowing more programmable logic resources to be used for additional functionality.

**Adaptable O-RAN**

By using Versal AI Core series in conjunction with other AMD adaptable solutions, network suppliers and OEMs can split baseband processing across distributed units (DU) and radio units (RU) to realize fully adaptable networks.

**Adaptable Beamforming**

With 5G specifications in flux and beamforming techniques evolving, Versal AI Core series offer adaptive compute for different algorithm implementations to address a wide range of processing performance and compute precision.

1: Versal AI Core VC1902 vs. Intel Agilex AGF027 FPGA
VERSAL ADAPTIVE SOCS IMPLEMENTATION

64TRX 200MHz+ Massive MIMO Beamformer Device

An adaptive SoC implementation provides software programmability for C/C++ developers, hardware adaptability to evolve with beamforming algorithms, and hard IP integration for the on- and off-chip performance/watt and low latency required for 5G.

### PLATFORM HIGHLIGHTS

#### AI Engines
- Tiled array of vector processors capable of fixed- and floating-point signal processing and massive parallelism
- Perform on-the-fly calculation of phase and gain coefficients for beamforming and Low-PHY acceleration
- C/C++ programmable with 1GHz performance

#### Adaptable Engines
- Manage ingress and egress data movement, dynamically controlling accelerators based on radio configuration
- Fine grained memory hierarchy to optimize accelerator performance
- Fronthaul interface logic—including eCPRI & 1588-PTP packet filter & framer/de-framer, xRAN pre-processing, and more

#### Scalar Engines
- Manage initial system configuration and run-time control
- Perform system operation and maintenance (OA&M), S-Plane sync, and M-Plane processing
- Run beamforming application software

#### Programmable Network on Chip
- Seamlessly integrates all engines and key interfaces
- Simplifies kernel and IP placement, reducing soft logic needed for connectivity
- Streamlines programming experience for software and hardware developers

#### Integrated Shell
- Comprises hardened interface (PCIe® w/DMA, DDR4 controllers) and programmable network on chip (NoC)
- Ensures streamlined device bring-up and connectivity to off-chip interfaces—making the platform available at boot
- Delivers pre-engineered timing closure and logic resource savings

#### Multirate 100G Ethernet
- Enables 10G/25G/50G eCPRI over Ethernet
- Optional built-in RS-FEC / FEC and IEEE Std 1588 hardware timestamping

---

**READY TO CONNECT? VISIT xilinx.com/versal-ai-core**
BENCHMARK

Shown below is a comparison of projected results for a 7nm production Versal VC1902 device vs. a 10nm Intel Agilex FPGA. AMD Versal AI Engine technology increases desired compute density while reducing power in contrast to an Agilex AGF027 based on traditional FPGA fabric, multipliers, memory, and soft interconnect.

**64TRX 200MHz+ Massive MIMO Beamformer Device**

<table>
<thead>
<tr>
<th></th>
<th>Intel Agilex AGF027 -3L</th>
<th>Versal AI Core VC1902 -1LL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak Performance</td>
<td>3.3 Complex MACs</td>
<td>4.9 Complex MACs</td>
</tr>
<tr>
<td>Effective TMACs¹</td>
<td>0.6 Complex MACs</td>
<td>1.2 Complex MACs</td>
</tr>
<tr>
<td>Data Scheduling &amp; Data Management</td>
<td>85K ALMs</td>
<td>No LUTs required²</td>
</tr>
<tr>
<td>Logic for Memory Subsystem</td>
<td>50k ALMs</td>
<td>No LUTs required³</td>
</tr>
<tr>
<td>Performance/Watt</td>
<td>1X Complex MACs/Watt⁴</td>
<td>2.14X Complex MACs/Watt⁵</td>
</tr>
</tbody>
</table>

1: Assumes 75% DSP utilization for 17,056 Intel Agilex FPGA 18x19 multipliers and 300 of 400 available Versal AI Engines
2: Versal AI Engines and AI Engine Interconnect provide data movement for compute
3: Versal hardened memory subsystem comprises network on-chip and DDR controllers – no programmable logic required
4: Based on Quartus Power & Thermal Calculator 2021.2, assumes SmartVID and claimed static power savings
5: Based on AMD Power Estimator (XPE) available at https://www.xilinx.com/products/technology/power/xpe.html

**TAKE THE NEXT STEP**

> To learn more about beamforming with AI Engines, read the [application note](#) or watch the [video](#)

> To try the above benchmark yourself, visit [www.xilinx.com/versal-performance-elevated](http://www.xilinx.com/versal-performance-elevated)

> For more information on the Versal AI Core series, visit [www.xilinx.com/versal-ai-core](http://www.xilinx.com/versal-ai-core)

> To contact your local AMD sales representative, visit [Contact Sales](#)

**DISCLAIMERS**

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement between the parties or in AMD’s Standard Terms and Conditions of Sale.

**COPYRIGHT NOTICE**

© 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCIe, and PCI Express are trademarks of PCI-SIG and used under license.