Summary

This application note describes a simple step-by-step process to generate an encrypted bitstream and encryption key using the Xilinx® Vivado® Design Suite. Steps to program that encryption key and encrypted bitstream into a Xilinx 7 series FPGA using the Vivado Design Suite are included.

Introduction

Xilinx 7 series devices have on-chip Advanced Encryption Standard (AES) decryption logic to provide a high degree of design security. Encrypted 7 series FPGA designs cannot be copied or reverse engineered for use on unintended FPGAs. The 7 series FPGA AES system consists of software-based bitstream encryption and on-chip bitstream decryption with dedicated memory for storing the encryption key. Xilinx Vivado tools are optionally used to generate the encryption key and the encrypted bitstream. A user-generated key from a truly random source is recommended. The 7 series devices store the encryption key internally in either dedicated RAM, backed up by a small externally connected battery (BBRAM), or in the eFUSE. The encryption key can only be programmed onto the device through the JTAG port. The 7 series device performs the reverse operation, decrypting the incoming bitstream during configuration. The 7 series FPGA AES encryption logic uses a 256-bit encryption key. The on-chip AES decryption logic cannot be used for any purpose other than bitstream decryption. AES decryption logic is not available to the user design and cannot be used to decrypt data other than the configuration bitstream.

Advanced Encryption Standard and Authentication

The 7 series FPGA encryption system uses the AES encryption algorithm. AES is an official standard supported by the National Institute of Standards and Technology (NIST) and the U.S. Department of Commerce (https://csrc.nist.gov/publications/fips/fips197/fips-197.pdf). The 7 series FPGA AES encryption system uses a 256-bit encryption key (the alternate key lengths of 128 and 192 bits described by NIST are not implemented) to encrypt or decrypt blocks of 128 bits of data at a time. According to the NIST, there are $1.1 \times 10^{77}$ possible key combinations for a 256-bit key. Symmetric encryption algorithms such as AES use the same key for encryption and decryption. The security of the data is therefore dependent on the secrecy of the key.

The AES supported in 7 series FPGAs is identical to that supported in Xilinx Virtex®-6 devices. (The AES support has been validated, see the Advanced Encryption Standard Algorithm)
A 256-bit encryption key is loaded into the eFUSE bits or battery-backed RAM by the user. The Xilinx bitstream writer, using AES, encrypts the bitstream. This feature allows you to encrypt your bitstream using 256-bit AES encryption in cipher block chaining (CBC) mode. You can supply a 128-bit Initial Vector and 256-bit key, or let the software choose a random key. Allowing the Vivado Design Suite to generate the key is not as secure as generating your own key by means of a truly random process (see Developing Tamper Resistant Designs with Xilinx Virtex-6 and 7 Series FPGAs (XAPP1084) [Ref 1]). Some security features such as the ability for the FPGA logic to clear the AES key from battery-backed RAM require that the part is configured with an encrypted bitstream in order to function.

7 series devices also have an on-chip bitstream keyed-Hash Message Authentication Code (HMAC) algorithm implemented in hardware to provide additional security beyond that provided by the AES decryption alone. (See FIPS PUB 198-1, HMAC Federal Information Processing Standards at https://csrc.nist.gov/publications/detail/fips/198/1/final.) The additional security provides cryptographically strong authentication of the decrypted bitstream to prove that not even a single bit was modified. Without knowledge of the AES and HMAC keys, the bitstream cannot be loaded, modified, intercepted, or cloned. AES provides the basic design security to protect the design from copying or reverse engineering, while HMAC provides assurance that the bitstream provided for the configuration of the FPGA was the unmodified bitstream allowed to load. Any bitstream tampering, including single bit flips, are detected.

The HMAC algorithm uses a key that is provided to the Xilinx software. Alternately, the software can automatically generate a random key. The HMAC key is separate and different from the AES key. The Xilinx software then utilizes the key and the Secure Hash Algorithm (SHA) to generate a 256-bit result called the Message Authentication Code (MAC). The MAC and HMAC key are transmitted as part of the AES encrypted bitstream, verifying both data integrity and authenticity of the bitstream. Authentication covers the entire bitstream for all types of control and data. When used, the 7 series FPGA security solution always consists of both HMAC and AES.

Encrypted Bitstream Implementation Overview

The following is a list of six fundamental steps needed to implement an encrypted design in a Xilinx 7 series FPGA:

1. Choose an AES key storage location: BBRAM or eFUSE; and corresponding security options (see Developing Tamper Resistant Designs with Xilinx Virtex-6 and 7 Series FPGAs (XAPP1084) [Ref 1] for trade-off between BBRAM and eFUSE).
2. Implement the hardware requirements in your board design, based on your AES key storage selection.
3. Using Vivado Design Suite software, generate an AES key or provide your own custom AES and HMAC keys to the software (which is always the most secure approach) and encrypted bitstream.
4. Program the AES key into the FPGA using JTAG interface.
5. Program the encrypted bit file into the FPGA via JTAG or other configuration mode such as SPI or BPI, and ensure that the DONE pin asserts.
6. Perform hardware validation to ensure proper operation.

---

**Hardware Board Requirements**

There are a few basic hardware requirements needed to implement an encrypted design flow:

- For programming ability and debugging capability: JTAG connector to FPGA.
- For BBRAM key storage: Battery to VCCBATT (see data sheet for battery voltage requirements)
- For eFUSE key storage: Recommend VCCBATT to VCCAUX to enable the ability to test with BBRAM flow prior to burning the eFUSEs.

---

**Software Requirements**

Vivado Design Suite 2014.3.1 or newer is required.

---

**AES Key Storage**

There are two options for AES key storage; Battery backed RAM (BBRAM) or eFUSE. When selecting the BBRAM or eFUSE storage options it is highly recommended that you consider the advantages and disadvantages of each option and which option fits your design requirements best. Refer to the following sections for details on each of their respective advantages and disadvantages. Additional information on each of these storage options can be found in the 7 Series FPGAs Configuration User Guide (UG470) [Ref 2].

### BBRAM

When an encryption key is stored in the FPGA's battery-backed RAM, the encryption key memory cells are volatile and must receive continuous power to retain their contents. During normal operation, these memory cells are powered by the auxiliary voltage input (VCCAUX). A separate VCCBATT power input is recommended for retaining the key when VCCAUX is removed. Therefore it is recommended that the AES key be programmed in-system on a board that has the battery back-up. Otherwise, the key is lost when power/battery is removed. BBRAM storage location advantages and disadvantages are identified in Table 1.
### eFUSE

eFUSE is a nonvolatile one-time-programmable technology used for selected configuration settings. The fuse link is programmed (or burned or blown) by flowing a large current for a specific amount of time. User-programmable eFUSEs can be programmed with the Xilinx configuration tools. Again it is important to mention that eFUSE bits are one-time programmable (OTP). After they are programmed, they cannot be unprogrammed. For example, if access to a register is disabled, it cannot be re-enabled. The FPGA logic can access only the FUSE_USER register value. All other eFUSE bits are not accessible from the FPGA logic. eFUSE storage location advantages and disadvantages are identified in Table 2.

### eFUSE Registers

A 7 series FPGA has a total of four eFUSE registers: FUSE_KEY, FUSE_CNTL, FUSE_USER, and FUSE_DNA. For the purpose of this application note the focus is on the FUSE_KEY, FUSE_CNTL, and FUSE_USER registers. eFUSE registers are described in Table 3.

### Table 1: BBRAM Storage Location Advantages and Disadvantages

<table>
<thead>
<tr>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Volatile and reprogrammable</td>
<td>• Requires an external battery</td>
</tr>
<tr>
<td>• Passive and active key clearing (i.e., the evidence can be removed)</td>
<td>• Many battery vendors do not specify operation at high temperatures and/or long lifetimes</td>
</tr>
<tr>
<td>• Tamper resistant</td>
<td></td>
</tr>
</tbody>
</table>

### Table 2: eFUSE Storage Location Advantages and Disadvantages

<table>
<thead>
<tr>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>• No external battery required</td>
<td>• Permanent: Key can NOT be cleared</td>
</tr>
<tr>
<td>• If the CFG_AES_Only security eFUSE bit is set, only a bitstream encrypted with the eFUSE key can be loaded into the FPGA</td>
<td>• Less secure than BBRAM solution</td>
</tr>
</tbody>
</table>

### Table 3: eFUSE Register Description

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Size (Bits)</th>
<th>Contents</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FUSE_KEY</td>
<td>256</td>
<td>Bitstream encryption key [0:255] (bit 255 shifted first)</td>
<td>Stores a key for use by AES bitstream decryptor. The eFUSE key can be used instead of the key stored in battery-backed SRAM. The AES key is used by the 7 series FPGA decryption engine to load encrypted bitstreams. Depending on the read/write access bits in the CNTL register, the AES key can be programmed and read through the JTAG port.</td>
</tr>
</tbody>
</table>
**Table 3: eFUSE Register Description (Cont’d)**

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Size (Bits)</th>
<th>Contents</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FUSE_CNTL</td>
<td>14</td>
<td>Control Bits CNTL [13:0] (bit 0 shifted first)</td>
<td>Controls key use and read/write access to eFUSE registers. This register can be programmed and read through the JTAG port.</td>
</tr>
<tr>
<td>FUSE_USER</td>
<td>32</td>
<td>User Defined [31:0] (bit 0 shifted first)</td>
<td>Stores a 32-bit user-defined code. This register is readable from the FPGA logic using the EFUSE_USR primitive. See the 7 Series Libraries Guide for a description of the EFUSE_USR primitive. Depending on the read/write access bits in the CNTL register, the code can be programmed and read through the JTAG port.</td>
</tr>
</tbody>
</table>

**eFUSE Control Register (FUSE_CNTL) Description**

This register contains user programmable bits. These bits, described in Table 4, are used to select AES key usage and set the read/write protection for other eFUSE registers.
### Table 4: eFUSE Control Register Bit Description

<table>
<thead>
<tr>
<th>Bit Index No.</th>
<th>FUSE_CNTL Bit Name</th>
<th>Description of eFUSE Control Bit</th>
<th>Recommended Setting</th>
</tr>
</thead>
</table>
| 0             | CFG_AES_Only       | • Configure using AES decryptor only.  
• When programmed to 1, this bit forces use of AES key stored in eFUSE.  
• When not programmed (0), use of the AES decryptor, or not, is selected by the bitstream's security options.  
  | **CAUTION!** *If this bit is programmed to 1, the device cannot be used unless the AES key is known. Return material authorization (RMA) returns cannot be accepted and the Vivado tools Indirect SPI/BPI flash programming flow cannot be used if this bit is programmed.* | No (recommended to keep as 0 pending customer security requirements) |
| 1             | AES_Exclusive      | • When programmed to 1, this bit disables partial reconfiguration from external configuration interfaces.  
• When not programmed (0), partial reconfiguration is allowed from external interfaces but the partial bitstream must be encrypted with a matching key.  
  | **CAUTION!** *If this bit is programmed to 1, return material authorization (RMA) returns are limited in device analysis and debug. Instead, set the bitstream Security to Level2 which also disables partial configuration from external interfaces.* | No (keep as 0) |
| 2             | W_EN_B_Key_User    | • Write enable (active-Low) the key and user-defined eFUSE value.  
• When programmed to 1, this bit disables programming of the AES key and user-defined value bits.  
  | **RECOMMENDED:** *Program this bit after programming the key to prevent unintended changes/corruption to the eFUSE AES key value.* | Yes (program to 1) |
When FUSE_CNTL[0] is NOT programmed:

- Encryption can be enabled or disabled via the bitstream options.
- The AES key stored in eFUSE or battery-backed RAM can be selected via the bitstream options.

**CAUTION!** When FUSE_CNTL[0] is programmed, only bitstreams encrypted with the eFUSE key can be used to configure the FPGA through external configuration ports. This precludes device configuration from Xilinx test bitstreams and Xilinx pre-built bitstreams. Thus, Xilinx does not support RMA requests nor Vivado tools indirect SPI/BPI flash programming for devices that have the FUSE_CNTL[0] bit programmed.

External configuration ports are blocked from accessing the configuration memory after initial configuration if FUSE_CNTL[1] is programmed. The only way to reconfigure the device is to power cycle, issue a JPROGRAM or IPROG command, or pulse the PROGRAM_B pin.

---

<table>
<thead>
<tr>
<th>Bit Index No.</th>
<th>FUSE_CNTL Bit Name</th>
<th>Description of eFUSE Control Bit</th>
<th>Recommended Setting</th>
</tr>
</thead>
</table>
| 3             | R_EN_B.Key        | • Read enable (active-Low) the key.  
                |                   | • When programmed to 1, this bit disables reading of  
                |                   | the AES Key and programming of the AES Key and  
                |                   | user-defined value bits.  
                |                   | **CAUTION!** This bit must not be left unprogrammed (0) after key programming because the eFUSE AES key would be readable via the JTAG interface. |
| 4             | R_EN_B.User       | • Read enable (active-Low) the user-defined eFUSE value.  
                |                   | • When programmed to 1, this bit disables reading of  
                |                   | the user-defined value via the JTAG and also has the  
                |                   | side-effect of disabling programming of the AES  
                |                   | Key and user-defined value bits.  
                |                   | **Note:** The user-defined value can always be accessed by the FPGA design via the EFUSE_USR primitive. |
| 5             | W_EN_B.Cntl       | • Write enable (active-Low) the FUSE_CNTL eFUSE bits.  
                |                   | • When programmed to 1, this bit disables  
                |                   | programming of the FUSE_CNTL bits.  
                |                   | **RECOMMENDED:** Program this bit to 1 after programming the FUSE_CNTL register bits to prevent unintended changes to the FUSE_CNTL eFUSE bits. |

---

Table 4: eFUSE Control Register Bit Description (Cont’d)
Creating an Encryption Key and Encrypted Bitstream

The bitstream generator (write_bitstream), provided with the Vivado tools, can generate encrypted as well as non-encrypted bitstreams. For AES bitstream encryption, set the write_bitstream property to enable bitstream encryption. You can either specify a 256-bit key as an input to the bitstream generator or you can have the Vivado tool generate a pseudo-random key for you. The bitstream generator in turn generates an encrypted bitstream file (.BIT) and an encryption key file (.NKY). Table 5 shows the write_bitstream properties available to be defined in the XDC file and their corresponding descriptions.

<table>
<thead>
<tr>
<th>Write_bitstream Property</th>
<th>Default Values</th>
<th>Possible Values</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BITSTREAM.ENCRYPTION.ENCRYPT</td>
<td>No</td>
<td>No–Yes</td>
<td>Encrypts the bitstream.</td>
</tr>
<tr>
<td>BITSTREAM.ENCRYPTION.ENCRYPTION.KEYFILE</td>
<td>None</td>
<td>Pick, &lt;hexstring&gt;</td>
<td>Specifies the name of the input encryption file (with a .nky file extension). To use this option, you must first set Encrypt to Yes.</td>
</tr>
<tr>
<td>BITSTREAM.ENCRYPTION.KEY0</td>
<td>Pick</td>
<td>Pick, &lt;hexstring&gt;</td>
<td>Key0 sets the AES encryption key for bitstream encryption. The pick setting tells the bitstream generator to select a pseudo-random number for the value. To use this option, you must first set Encrypt to Yes.</td>
</tr>
<tr>
<td>BITSTREAM.ENCRYPTION.STARTCBC</td>
<td>Pick</td>
<td>Pick, &lt;32-bit hexstring&gt;</td>
<td>Sets the starting cipher block chaining (CBC) value. The pick setting enables selection of a pseudo-random number for the value.</td>
</tr>
<tr>
<td>BITSTREAM.ENCRYPTION.HKEY</td>
<td>Pick</td>
<td>Pick, &lt;hexstring&gt;</td>
<td>HKEY sets the HMAC authentication key for bitstream encryption. 7 series devices have an on-chip bitstream-keyed Hash Message Authentication Code (HMAC) algorithm implemented in hardware to provide additional security beyond AES decryption alone. These devices require both AES and HMAC keys to load, modify, intercept, or clone the bitstream. The pick setting tells the bitstream generator to select a pseudo-random number for the value. To use this option, you must first set Encrypt to Yes.</td>
</tr>
</tbody>
</table>

Note: This property is only available when the Encrypt option is set to Yes.
The following is an example XDC file showing BBRAM Key storage and a custom user-defined AES key. These encryption properties are also available in the Edit Device Properties GUI.

```
#Encryption Settings
26 set_property BITSTREAM.ENCRYPTION.ENCRYPT YES [current_design]
27 set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT BBRAM [current_design]
28 #set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT eFUSE [current_design]
29 set_property BITSTREAM.ENCRYPTION.KEY0 256'h12345678ABCDDCBA12345678ABCDDCBA12345678ABCDDCBA12345678ABCDDCBA [current_design]
```

The NKY file generation occurs at the same time as bitstream generation. The NKY file takes the same top_level name as the bit file and is placed in the same implementation directory.

The NKY file format is:

```
KEY 0 <hex string> (256 bit AES key)
```

For example: (top.nky)

```
Device xc7k325t;
Key 0 12345678ABCDDCBA12345678ABCDDCBA12345678ABCDDCBA12345678ABCDDCBA;
Key StartCBC 7115e9aa80085ea3ed65d26d3a8ab608;
Key HMAC d293d51c6058430262b05521f8f67279c9abce27d5fcafcf839bbe1af46713cc;
```

---

**Loading an Encryption Key and Encrypted Bitstream**

The encryption key can only be loaded onto a device through the JTAG interface. The Vivado Device Programmer tool can accept the NKY file as an input and program the device with the key through JTAG, using a supported Xilinx programming cable. To program the key, the device enters a special key-access mode. In this mode, all FPGA memory, including the encryption key and configuration memory, is cleared. After the key is programmed and the key-access mode is exited, the key cannot be read out of the device by any means, and it cannot be reprogrammed without clearing the entire device. The key access mode is transparent to most users. The key can be programmed into the battery-backed RAM (BBRAM), which is powered by VCCAUX or VCCBATT, or into the eFUSE bits.

BBRAM key programming solutions include a Vivado Design Suite and JTAG cable.

*Note:* Any attempted read or write access to the BBRAM via JTAG causes the BBRAM contents to be cleared and the entire configuration of the FPGA to be erased prior to access being enabled (being able to enter key access mode).

eFUSE key programming solutions include:

- A Vivado Design Suite and JTAG cable
- Contact an authorized Xilinx distributor for availability of device programming services.
**Note:** For the eFUSE solution, it is also recommended to take the following precautions for in-system programming of the AES key:

- Prevent or clear the FPGA of a configured design to minimize power supply noise within the FPGA.
- If possible, stop board-level system clocks to also minimize system power supply noise.

After connection to a valid hardware target using the Vivado tools *HW_Manager*, right-click the 7 series FPGA and select either *Program BBR Key*... (to use BBRAM storage) or *Program eFUSE Registers*...(to use eFUSE storage), depending on which storage option you have previously chosen (see Figure 1).

---

**BBRAM Key**

When the *Program BBR Key* is selected you have the ability to browse to the recently generated NKY file in the project directory. After you add the .NKY file, the key value appears in the AES key field as shown in Figure 2. This allows you to check the key value and verify that this is the correct key you intend to program into the device.
After successfully programming the NKY file into the FPGA via JTAG, the Tcl Console reports the following:

```
set_property ENCRYPTION.FILE
{C:/config/series-7/Encryption/encryption_test_325T.runs/impl_1/top.nky} [get_property
PROGRAM.HW_BITSTREAM [lindex [get_hw_devices] 0]]
program_hw_devices -key {bbr} [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3088] BBR Key programmed:
12345678ABCDDCBA12345678ABCDDCBA12345678ABCDDCBA
INFO: [Labtools 27-3087] Key programming succeeded
INFO: [Labtools 27-3087] Key programming succeeded
```

**Program eFUSE Registers**

When *Program eFUSE Registers* is selected, a Wizard appears and guides you through the process of selecting the NKY file and the eFUSE registers you want to program. The eFUSE Programming GUI/AES Key Setup is shown in Figure 3.

![Figure 3: eFUSE Programming GUI (AES Key Setup)](image)

**IMPORTANT:** For 7 series FPGAs, programming the AES key and the lower 8 bits [7:0] of the FUSE_USER register occurs at the same time. Therefore if you program the AES key and do not specify a pattern for the FUSE_USER [7:0] bits, they cannot be programmed at a later time. Similarly, if you program the lower FUSE_USER bits and not the AES key then you cannot program the key at a later time.

**RECOMMENDED:** Program all 32 bits of the FUSE_USER register when you program the AES key. Refer to Table 4, page 6 for a description of the FUSE_CNTL register bits. The eFUSE Programming GUI/Control Register Setup is shown in Figure 4).
The Tcl commands for programming the eFUSE registers are as follows:

- AES Key and entire 32 bits of FUSE_USER:
  ```tcl
  program_hw_devices -key {efuse} -user_efuse {xxxxxxxx} [lindex [get_hw_devices] 0]
  ```
- FUSE_CNTL bits:
  ```tcl
  program_hw_devices -control_efuse {xxxxxx} [lindex [get_hw_devices] 0]
  ```

After the eFUSE registers have been successfully programmed you can see the values of the FUSE_CNTL and FUSE_USER registers in the Hardware Device Properties/EFUSE register drop-down menu (see Figure 5), or by typing the following Tcl commands into the Tcl Console:

- For the FUSE_CNTL register:
  ```tcl
  report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_CNTL
  ```
- For the FUSE_USER register:
  ```tcl
  report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_USER
  ```
Loading the Encrypted Bitstream

After the device has been programmed with the correct encryption key, the device can be configured with an encrypted bitstream. After the configuration, it is not possible to read the configuration memory through JTAG or SelectMAP readback, regardless of the bitstream security setting. While the device holds an encryption key, a non-encrypted bitstream can be used to configure the device (only if the CFG_AES_ONLY bit is not programmed) and only after POR or PROGRAM_B is asserted, thus clearing out the configuration memory. In this case the key is ignored. After configuring with a non-encrypted bitstream, readback is possible (if allowed by the bitstream security setting). The encryption key still cannot be read out of the device, preventing the use of Trojan Horse bitstreams to defeat the 7 series FPGA encryption scheme.

Most methods of configuration are not affected by encryption. The 7 series FPGAs allow for bitstreams to be created with both compression and encryption. An encrypted bitstream can be delivered through any configuration interface: JTAG, serial, SPI, BPI, SelectMAP, and ICAPE2. However, an encrypted bitstream has a few limitations or timing differences for some of the configuration methods. The Slave SelectMAP and ICAPE2 interfaces accept encrypted bitstreams only through the x8 bus (x16 and x32 Slave SelectMAP are not allowed). The Master SelectMAP and Master BPI interfaces accept encrypted bitstreams through either the x8 or x16 data bus, but for the x16 bus width, the master CCLK frequency is slowed to half of the ConfigRate, or half of the EMCCCLK rate when ExtMasterCCLK_en is used. The slower CCLK begins early in the bitstream when the DEC (AES encryptor enable) bit is read, before the CCLK is updated based on the ConfigRate frequency or the external EMCCCLK frequency.

Advanced configuration solutions such as Tandem Configuration and Partial Reconfiguration are supported with encrypted bitstreams. Partial bitstreams can be delivered unencrypted to the ICAP, or encrypted (with the same AES key) to any configuration port, so long as the latter has not been explicitly forbidden by the designer. Setting Security Level2 (via set_property BITSTREAM.READBACK.SECURITY Level2 [current_design]) or programming the eFUSE_CNTL[1] AES_Exclusive bit to a ‘1’ prevents partial reconfiguration over external configuration ports. Fallback reconfiguration and IPROG reconfiguration are enabled in 7 series FPGAs after encryption is turned on. Readback is available through the ICAPE2 primitive. None of these events reset the key if VCCBATT or VCCAUX is maintained. A mismatch between the key in the encrypted bitstream and the key stored in the device causes configuration to fail with the INIT_B pin pulsing Low and then back High if fallback is enabled, and the DONE pin remaining Low. The HMAC_ERROR bit in the Config_Status register also flags if an error occurs.

To confirm in hardware that the encrypted design loaded successfully, check that the DONE pin is High or verify using other visual indicators that your design is functioning (LEDs, UARTs, etc.). To confirm in software that the encrypted design loaded successfully you can refer to the Config_Status register included in the Hardware Device Properties list. Bits 1 (DECRYPTOR_ENABLE), 4 (EOS), and 14 (DONE_PIN) are the main indicators for confirmation (see Figure 6).
You will most likely want to verify that the AES key was properly programmed into either the BBRAM or eFUSE bits properly. The following is a check list of verification steps:

1. Generate bitstreams using Vivado Design Suite 2014.3.1 or later: Unencrypted bitstream, encrypted bitstream with your personalized key, encrypted bitstream with an all-ones key, finally an encrypted bitstream with an all-zeros key.

2. Review the generated bitstreams to validate encryption took place. (See Figure 7, page 15 for an example of encrypted and unencrypted bit files.)

3. On an FPGA that has not yet had its eFUSE programmed:
   a. Check hardware: Use Vivado Device Programmer to connect to the FPGA, download the unencrypted BIT file via JTAG. Does the design function as expected?
   b. Test FPGA decryptor: Download the encrypted BIT file with the all-zeros key (for eFUSE).
   c. Test encrypted bitstream security: Download the encrypted BIT file with your personalized key. A configuration failure is expected.

4. Program the eFUSE key and options:
   a. Power-cycle the board to assure any errors from the above tests have been cleared from the FPGA and that the FPGA is not configured.
b. Program the AES key via JTAG. (If using eFUSE, first do steps 3b and 3c with the BBRAM key as a validation check. Then program the eFUSE for a final test.)

c. Check key cannot be read: Use the Vivado tool to check the Hardware Device>Property>Registers>eFUSE>FUSE_CNTL and that bit 3 is programmed to 1. Also, check that the other FUSE_CNTL bits are programmed as selected during the programming operation.

5. On the FPGA with the programmed eFUSE key and options:
   a. Test key: Download the encrypted BIT file with your personalized key.
   b. Test key: Download encrypted BIT file associated with the all-zeros key. A configuration failure is expected.
   c. Test key settings: Download the unencrypted BIT file. Results vary depending on security settings.

---

**Conclusion**

This application note describes AES encryption and authentication standards and identifies the advantages and disadvantages of the different key storage options available. Most importantly, it functions as an easy how to guide to create an AES encryption key and an encrypted bit file and to program these files into a 7 series FPGA using Vivado Design Suite software.

---

**Appendix A: Encrypted and Unencrypted Bitstreams**

The difference between an encrypted bit file and an unencrypted bit file is shown in Figure 7.

<table>
<thead>
<tr>
<th>Encrypted bit file</th>
<th>Unencrypted bit file</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000070 FE FF FF FF FF FF FF FF FF FF FF FF FF FF</td>
<td>00000070 FE FF FF FF FF FF FF FF FF FF FF FF FF FF</td>
</tr>
<tr>
<td>00000080 FE FF FF FF FF FF FF FF FF FF FF FF FF FF</td>
<td>00000080 FE FF FF FF FF FF FF FF FF FF FF FF FF FF</td>
</tr>
<tr>
<td>00000090 00 00 00 00 11 22 33 44 FF FF FF FF FF FF</td>
<td>00000090 00 00 00 00 11 22 33 44 FF FF FF FF FF FF</td>
</tr>
<tr>
<td>000000A0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
<td>000000A0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>000000B0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
<td>000000B0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>000000D0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
<td>000000D0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>000000E0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
<td>000000E0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>000000F0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
<td>000000F0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00</td>
</tr>
</tbody>
</table>

---

**Figure 7:** Encrypted and Unencrypted Bit Files
Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado IDE, select **Help > Documentation and Tutorials**.
- On Windows, select **Start > All Programs > Xilinx Design Tools > DocNav**.
- At the Linux command prompt, enter `docnav`.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

*Note:* For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.

References

1. *Developing Tamper Resistant Designs with Xilinx Virtex-6 and 7 Series FPGAs* (XAPP1084)
2. *7 Series FPGAs Configuration User Guide* (UG470)

Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>03/26/2021</td>
<td>1.2</td>
<td>Updated Encryption Settings code in Creating an Encryption Key and Encrypted Bitstream.</td>
</tr>
<tr>
<td>07/16/2018</td>
<td>1.1</td>
<td>Changed “configuration” to “reconfiguration” in Table 4. Clarified third paragraph under Loading the Encrypted Bitstream.</td>
</tr>
<tr>
<td>04/15/2015</td>
<td>1.0</td>
<td>Xilinx initial release.</td>
</tr>
</tbody>
</table>
The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2015–2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.