UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Zynq-7000 Design Hub - Data Movers

Refer to the Zynq-7000 Design Overview Design Hub for information on System Design, Hardware Design, and Embedded Design.

IntroductionDate
 UltraFast Embedded Design Methodology Guide07/27/2017
 Zynq-7000 AP SoC Data Movers Wiki Page 
Key ConceptsDate
 System Data Movement in a Zynq-7000 AP SoC07/27/2017
 Peripherals in a Zynq-7000 AP SoC07/27/2017
 Data Flow in a Zynq-7000 AP SoC07/27/2017

Design Resources

Design Resources

Targeted Reference DesignsDesign FilesDate
 ZC702 Evaluation Kit Design Hub 05/11/2017
 ZC706 Evaluation Kit Design Hub 05/11/2017
Application NotesDesign FilesDate
 Implementing Analog Data Acquisition using the Zynq-7000 AP SoC Processing System with the XADC AXI InterfaceDesign Files11/18/2013
 System Monitoring using the Zynq-7000 Processing System with a Xilinx Analog-to-Digital Converter AXI InterfaceDesign Files11/18/2013
 PCI Express Endpoint-DMA Initiator SubsystemDesign Files11/04/2013
 Zynq-7000 AP SoC Accelerator for Floating-Point Matrix Multiplication using Vivado High-Level Synthesis (HLS)Design Files01/21/2016
 PS and PL Ethernet Performance and Jumbo Frame Support with PL Ethernet in the Zynq-7000 AP SoCDesign Files12/08/2015
White Papers Design FilesDate
 Leveraging Data-Mover IPs for Data Movement in Zynq-7000 AP SoC Systems 01/13/2015
 Enabling High-Speed Radio Designs with Xilinx All Programmable FPGAs and SoCs 01/20/2014
Example DesignsDesign FilesDate
 Cache coherent CDMA transfers from block RAM to OCM  
Tech TipsDesign FilesDate
 Performance - Ehternet Packet Inspection - Linux - Redirecting Packets to PL and Cache Tech Tip  
 Performance - Ehternet Packet Inspection - Bare Metal - Redirecting Packets to PL Tech Tip  
 Spectrum Analyzer - Accelerating Software - Accelerating an FFT with ACP Coprocessor Tech Tip  
 AMS - XADC Signal Acquisition and DMA to L2 Cache & Compete Design Tech Tip  

Support Resources

Support Resources

Solution CentersDate
 Zynq-7000 AP SoC Solution Center02/15/2016
Xilinx Forums - Embedded SolutionsDate
 Embedded Processor System Design 
Page Bookmarked