Performance and Resource Utilization for Complex Multiplier v6.0

Vivado Design Suite Release 2021.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k70t fbv676 -1 k7_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 544 2 114 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 544 120 320 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 352 1006 974 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 3 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 544 2 116 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 314 1816 1662 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 544 2 129 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 544 74 351 6 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 544 249 763 12 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 292 3599 3581 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 -1 k7_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 544 68 458 16 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku025 ffva1156 -1 ku_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 653 2 180 3 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 571 123 324 3 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 374 1006 974 0 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 631 2 3 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 653 2 214 3 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 336 1816 1662 0 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 631 2 161 8 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 631 74 351 6 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 610 249 733 12 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 336 3599 3583 0 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 -1 ku_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 631 68 550 16 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku11p ffva1156 -1 kup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 833 2 180 3 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 828 119 321 3 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 593 1006 974 0 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 833 2 3 4 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 833 2 182 3 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 533 1816 1662 0 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 790 2 145 8 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 822 74 351 6 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 800 249 753 12 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 489 3599 3579 0 0 0 PRODUCTION 1.28 02-27-2020
xcku11p ffva1156 -1 kup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 822 68 488 16 0 0 PRODUCTION 1.28 02-27-2020

Versal ACAP

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 1LP ver_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 538 2 68 2 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 538 105 275 2 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 429 1076 975 0 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 538 2 68 2 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 538 2 68 2 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 396 1922 1663 0 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 680 2 161 8 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 680 77 428 6 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 636 261 747 12 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 413 3742 3586 0 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 vsva2197 1LP ver_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 680 68 697 16 0 0 PRODUCTION 2.01 2021-05-28

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1157 -1 v7_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 544 2 114 3 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 538 117 321 3 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 352 1006 974 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 3 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 544 2 116 3 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 330 1816 1662 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 544 2 129 8 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 544 74 351 6 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 544 249 729 12 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 303 3599 3585 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 -1 v7_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 544 68 458 16 0 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 -1 vu_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 653 2 196 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 577 121 323 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 374 1006 974 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 631 2 3 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 653 2 182 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 352 1816 1662 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 631 2 191 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 631 73 351 6 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 625 249 790 12 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 336 3599 3581 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 -1 vu_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 615 68 699 16 0 0 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu11p flga2577 -1 vup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 833 2 180 3 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 833 119 321 3 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 599 1006 974 0 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 833 2 3 4 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 833 2 182 3 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 483 1816 1662 0 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 833 2 129 8 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 790 74 351 6 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 735 249 801 12 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 483 3599 3579 0 0 0 PRODUCTION 1.27 02-28-2020
xcvu11p flga2577 -1 vup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 822 68 644 16 0 0 PRODUCTION 1.27 02-28-2020

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 -1LV zup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 636 2 244 3 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 625 119 321 3 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 440 1006 974 0 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 636 2 3 4 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 636 2 230 3 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 391 1816 1662 0 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 636 2 176 8 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 615 74 399 6 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 615 249 869 12 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 369 3599 3579 0 0 0 PRODUCTION 1.29 08-03-2020
xczu9eg ffvb1156 -1LV zup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 636 68 725 16 0 0 PRODUCTION 1.29 08-03-2020

COPYRIGHT

Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.