Performance and Resource Utilization for Complex Multiplier v6.0

Vivado Design Suite Release 2023.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k70t fbv676 1 k7_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 544 2 114 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 544 121 320 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 336 1006 974 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 3 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 533 2 116 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 544 75 317 6 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 303 2335 2488 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 81 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 314 1816 1662 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 544 2 129 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 544 77 345 6 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 522 258 644 12 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 303 3599 3583 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 544 68 426 16 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku025 ffva1156 1 ku_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 653 2 196 3 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 577 119 320 3 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 369 1006 974 0 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 631 2 3 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 653 2 198 3 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 631 81 334 6 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 265 2335 2488 0 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 631 2 137 8 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 336 1816 1662 0 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 631 2 145 8 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 631 77 345 6 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 631 258 810 12 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 347 3599 3579 0 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 631 68 541 16 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku11p ffva1156 1 kup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 833 2 180 3 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 833 117 337 3 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 604 1006 974 0 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 833 2 3 4 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 833 2 182 3 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 822 81 319 6 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 533 2335 2520 0 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 822 2 78 8 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 538 1816 1662 0 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 828 2 129 8 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 822 76 345 6 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 774 258 652 12 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 494 3599 3579 0 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 822 68 456 16 0 0 PRODUCTION 1.29 05-01-2022

Versal ACAP

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 1LP ver_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 555 2 68 2 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 555 117 274 2 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 424 1097 974 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 555 2 68 2 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 555 2 68 2 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 680 2 3 4 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 413 2469 2493 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 680 2 3 4 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 402 1935 1662 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 555 18 160 4 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 555 18 160 4 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 669 297 679 12 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 396 3775 3585 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 1LP ver_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 680 92 593 16 0 0 PRODUCTION 2.12 2023-09-01

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1157 1 v7_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 544 2 114 3 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 533 120 321 3 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 358 1006 974 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 3 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 544 2 116 3 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 544 75 317 6 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 336 2335 2488 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 81 8 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 330 1816 1662 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 544 2 129 8 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 527 77 345 6 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 544 258 738 12 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 292 3599 3581 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 544 68 426 16 0 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 1 vu_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 653 2 244 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 625 120 321 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 369 1006 974 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 631 2 3 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 653 2 230 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 631 81 336 6 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 374 2335 2490 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 631 2 160 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 341 1816 1663 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 631 2 176 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 631 76 363 6 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 577 258 696 12 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 347 3599 3585 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 631 68 711 16 0 0 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu11p flga2577 1 vup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 833 2 180 3 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 833 119 321 3 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 604 1006 974 0 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 833 2 3 4 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 833 2 182 3 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 790 81 344 6 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 544 2335 2490 0 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 822 2 78 8 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 516 1816 1662 0 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 833 2 145 8 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 822 76 364 6 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 774 258 790 12 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 500 3599 3579 0 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 811 68 426 16 0 0 PRODUCTION 1.28 03-30-2022

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 1LV zup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 636 2 244 3 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 615 118 369 3 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 450 1006 974 0 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 636 2 3 4 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 636 2 230 3 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_27x24 27 24 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 636 81 363 6 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_27x24_luts 27 24 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 385 2335 2488 0 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_27x24_perf 27 24 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 636 2 160 8 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 391 1816 1662 0 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 636 2 161 8 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 636 77 461 6 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 625 258 926 12 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 363 3599 3579 0 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 636 68 555 16 0 0 PRODUCTION 1.30 05-15-2022

COPYRIGHT

Copyright 2023 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.