Performance and Resource Utilization for TMR Manager v1.0

Vivado Design Suite Release 2021.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7a200t fbg676 -3 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 540 104 82 0 0 0 PRODUCTION 1.23 2018-06-13

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -3 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 819 104 82 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Maximum 3 64 1 32 1 0 1 32 32 1 1 Clk=100 N/A NOT FOUND 561 529 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Minimum 3 1 0 30 0 0 0 10 0 1 0 Clk=100 N/A NOT FOUND 104 82 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Typical 3 5 1 30 1 0 1 10 16 1 0 Clk=100 N/A NOT FOUND 339 224 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -3 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 1175 104 83 0 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku9p ffve900 -1 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 1373 104 82 0 0 0 PRODUCTION 1.28 02-27-2020

Spartan-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7s50 csga324 -1 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 435 104 82 0 0 0 PRODUCTION 1.23 2018-06-13

Versal ACAP

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 3HP Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 1145 103 82 0 0 0 ENGINEERING-SAMPLE 2.01 2021-05-28

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1761 -3 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 807 104 82 0 0 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 -3 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 1110 104 82 0 0 0 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu3p ffvc1517 -1 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 1260 103 82 0 0 0 PRODUCTION 1.27 02-28-2020

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_UE_WIDTH
C_NO_OF_COMPARATORS
C_WATCHDOG
C_WATCHDOG_WIDTH
C_SEM_INTERFACE
C_SEM_ASYNC
C_SEM_HEARTBEAT_WATCHDOG
C_SEM_HEARTBEAT_WATCHDOG_WIDTH
C_BRK_DELAY_WIDTH
C_TMR
C_TEST_COMPARATOR
C_STRICT_MISCOMPARE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu3eg sfva625 -1 Default 3 1 0 30 0 0 0 10 0 1 0 0 none Clk 1279 104 82 0 0 0 PRODUCTION 1.29 08-03-2020

COPYRIGHT

Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.