Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

  • From the Vivado® IDE, select Help > Documentation and Tutorials.
  • On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
  • At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

  • In DocNav, click the Design Hubs View tab.
  • On the Xilinx website, see the Design Hubs page.
Note: For more information on DocNav, see the Documentation Navigator page on the Xilinx website.

References

These documents provide supplemental material useful with this guide:

  1. Vitis AI User Guide in the Vitis AI User Documentation (UG1431)
  2. Zynq UltraScale+ MPSoC: Embedded Design Tutorial (UG1209)
  3. PetaLinux Tools Documentation: Reference Guide (UG1144)
  4. ZCU102 Evaluation Board User Guide (UG1182)

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries.AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries.PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Section Revision Summary
02/03/2021 Version 3.3
Clocking and Resets Updated Configuring Clock Wizard.
12/17/2020 Version 3.3
Entire document
  • Added Elementwise-Multiply function.
  • Added Max Reduce function.
  • Added constrain of Convolution and Deconvolution in Table 7.
  • Updated figures.
07/07/2020 Version 3.2
Entire document
  • Added Average Pool and BatchNormal in Table 7.
  • Added resources increment table of Average Pool, LeakyReLU, Depthwise conv, and Softmax .
  • Deleted the detailed description of Vivado flow and Vits flow in Chapter 7. For more details see the DPU_TRD github.
03/23/2020 Version 3.2
Entire document
  • Updated the Vivado flow and Vitis flow for Target Version of 1.4.1.
  • Replaced the description of DNNDK and DNNC to Vitis AI and Vitis AI Compiler.
  • Updated the maximum of DPU core number from three to four and modified the descriptions accordingly.
12/02/2019 Version 3.1
Entire document Updated the flow for Vitis™ device support.
08/13/2019 Version 3.0
Vitis AI Development Kit Updated description.
Configuration Options Added description in RAM Usage, Channel Augmentation, and updated numbers in Softmax section.
Advanced Tab Added note in DSP Cascade and updated LUT numbers for High DSP in Resources for Different DSP Usage table.
Build the PetaLinux Project Updated code.
07/31/2019 Version 3.0
Overview Updated whole chapter.
Product Specification Updated whole chapter.
Table 1: DPU Signal Description Added dpu_2x_clk_ce description.
DPU Configuration Updated whole chapter.
Introduction Updated description.
Table 7: Deep Neural Network Features and Parameters Supported by DPU Updated Depthwise Convolution and Max Pooling descriptions.
Configuration Options Updated figures. Added Channel Augmentation and dpu_2x Clock Gating sections and updated all description sections.
Clocking and Resets Updated whole chapter.
Add CE for dpu_2x_clk Added section.
Development Flow Updated whole chapter.
Add DPU IP into Repository or Upgrade DPU from a Previous Version Updated section.
Customizing and Generating the Core in Zynq-7000 Devices Updated figure.
Example Design Updated whole chapter.
DPU Configuration Updated section.
06/07/2019 Version 2.0
Vitis AI Development Kit Added description.
Table 1: DPU Signal Description Added softmax descriptions.
Interrupts Updated notes.
Table 7: Deep Neural Network Features and Parameters Supported by DPU Added Depthwise Convolution.
Configuration Options Added some new features: depthwise convolution, average pooling, ReLU type, softmax. Updated some figures of DPU GUI. Added description about s-axi clock mode.
Table 12: Performance of Different Models Updated table.
Table 13: I/O Bandwidth Requirements for DPU-B1152 and DPU-B4096 Updated table.
Register Clock Fixed the recommended frequency for DPU clock.
Configuring Clock Wizard Updated description and figure.
Add CE for dpu_2x_clk Updated description and figure.
Configure DPU Parameters Updated figure.
Connecting a DPU to the Processing System in the Zynq UltraScale+ MPSoC Updated section.
Assign Register Address for DPU Updated note.
Device Tree Added section.
Customizing and Generating the Core in Zynq-7000 Devices Added section.
Design Files Updated figure.
DPU Configuration Updated figure.
Software Design Updated section.
03/26/2019 Version 1.2
Build the PetaLinux Project Updated description.
Build the Demo Updated figure.
Demo Execution Updated code.
03/08/2019 Version 1.1
Table 6: reg_dpu_base_addr Updated description.
Figure 10: DPU Configuration Updated figure.
Build the PetaLinux Project Updated code.
Build the Demo Updated description.
03/05/2019 Version 1.1
Example Design Added chapter regarding the DPU targeted reference design.
02/28/2019 Version 1.0
Initial release. N/A

PDF Version of Documentation

A PDF of this documentation is available here: Zynq DPU v3.2 IP Product Guide (PG338).