Performance and Resource Utilization for AXI Endpoint Protection Unit v1.0

Vivado Design Suite Release 2023.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Resource figures are taken from the utilization report issued at the end of implementation using the Out-of-Context flow in Vivado Design Suite.
The Out-of-Context IP constraints include HD.CLK_SRC properties as required to ensure correct hold timing closure: these properties are enabled using the Tcl command: set_param ips.includeClockLocationConstraints true
Maximum frequency is measured using the Out-of-Context flow to synthesize and implement the IP instance in isolation. This ensures that the design is not distorted in order to route to device pins.
Maximum frequency is the result of a binary search of attempted clock period constraints. The reported figure is the highest frequency at which the design met timing.
LUT figures do not include LUTs used as pack-thrus, but do include LUTs used as memory.
Default Vivado Design Suite 2023.2 settings were used. You may be able to improve on these figures using different settings. Because surrounding circuitry will affect placement and timing, no guarantee can be given that these figures will be repeatable in a larger design.

Versal ACAP

Part Information			Configuration Parameters																																																																Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	ADDR_WIDTH	ID_WIDTH	DATA_WIDTH	ARUSER_WIDTH	AWUSER_WIDTH	RUSER_WIDTH	WUSER_WIDTH	BUSER_WIDTH	NUM_MID	NUM_SEG	DEF_READ	DEF_WRITE	DEF_NS	ERR_RESPONSE	HAS_S_AXILITE	SMID_00	MASK_00	MID_MODE_00	SMID_01	MASK_01	MID_MODE_01	SMID_02	MASK_02	MID_MODE_02	SMID_03	MASK_03	MID_MODE_03	SMID_04	MASK_04	MID_MODE_04	SMID_05	MASK_05	MID_MODE_05	SMID_06	MASK_06	MID_MODE_06	SMID_07	MASK_07	MID_MODE_07	SMID_08	MASK_08	MID_MODE_08	SMID_09	MASK_09	MID_MODE_09	SMID_10	MASK_10	MID_MODE_10	SMID_11	MASK_11	MID_MODE_11	SMID_12	MASK_12	MID_MODE_12	SEG_000_BASE_ADDR	SEG_000_SIZE	SEG_000_PERM_MID_00	SEG_000_PERM_MID_01	SEG_000_PERM_MID_02	SEG_000_PERM_MID_03	SEG_000_PERM_MID_04	SEG_000_PERM_MID_05	SEG_000_PERM_MID_06	SEG_000_PERM_MID_07	SEG_000_PERM_MID_08	SEG_000_PERM_MID_09	SEG_000_PERM_MID_10	SEG_000_PERM_MID_11	SEG_000_PERM_MID_12	SEG_000_NS	SEG_001_BASE_ADDR	SEG_001_SIZE	SEG_001_PERM_MID_00	SEG_001_PERM_MID_01	SEG_001_PERM_MID_02	SEG_001_PERM_MID_03	SEG_001_PERM_MID_04	SEG_001_PERM_MID_05	SEG_001_PERM_MID_06	SEG_001_PERM_MID_07	SEG_001_PERM_MID_08	SEG_001_PERM_MID_09	SEG_001_PERM_MID_10	SEG_001_PERM_MID_11	SEG_001_PERM_MID_12	SEG_001_NS	SEG_002_BASE_ADDR	SEG_002_SIZE	SEG_002_PERM_MID_00	SEG_002_PERM_MID_01	SEG_002_PERM_MID_02	SEG_002_PERM_MID_03	SEG_002_PERM_MID_04	SEG_002_PERM_MID_05	SEG_002_PERM_MID_06	SEG_002_PERM_MID_07	SEG_002_PERM_MID_08	SEG_002_PERM_MID_09	SEG_002_PERM_MID_10	SEG_002_PERM_MID_11	SEG_002_PERM_MID_12	SEG_002_NS	SEG_003_BASE_ADDR	SEG_003_SIZE	SEG_003_PERM_MID_00	SEG_003_PERM_MID_01	SEG_003_PERM_MID_02	SEG_003_PERM_MID_03	SEG_003_PERM_MID_04	SEG_003_PERM_MID_05	SEG_003_PERM_MID_06	SEG_003_PERM_MID_07	SEG_003_PERM_MID_08	SEG_003_PERM_MID_09	SEG_003_PERM_MID_10	SEG_003_PERM_MID_11	SEG_003_PERM_MID_12	SEG_003_NS	SEG_004_BASE_ADDR	SEG_004_SIZE	SEG_004_PERM_MID_00	SEG_004_PERM_MID_01	SEG_004_PERM_MID_02	SEG_004_PERM_MID_03	SEG_004_PERM_MID_04	SEG_004_PERM_MID_05	SEG_004_PERM_MID_06	SEG_004_PERM_MID_07	SEG_004_PERM_MID_08	SEG_004_PERM_MID_09	SEG_004_PERM_MID_10	SEG_004_PERM_MID_11	SEG_004_PERM_MID_12	SEG_004_NS	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	36k BRAMs	18k BRAMs	Speedfile Status
xcvc1902	vsva2197	2MP	axi_epu_char_09	32	22	128	992	36	479	72	695	20	255	Block	Block	Nonsecure	DECERR	1																																																																																																																								aclk	676	2932	6515	0	0	0	PRODUCTION 2.12 2023-09-01
xcvm1802	vsva2197	2MP	axi_epu_char_1	29	1	512	875	915	144	481	789	13	5	Block	Block	Secure	DECERR	0	0x2F2	0x3FF	READ_ONLY	0x211	0x3FF	READ_WRITE	0x23D	0x3FF	READ_ONLY	0x283	0x3FF	READ_ONLY	0x136	0x3FF	READ_ONLY	0x12B	0x3FF	READ_WRITE	0x202	0x3FF	READ_ONLY	0x2E8	0x3FF	READ_WRITE	0x1B1	0x3FF	READ_ONLY	0x365	0x3FF	READ_WRITE	0x38E	0x3FF	READ_ONLY	0x371	0x3FF	READ_ONLY	0x2B7	0x3FF	READ_ONLY	0x0000000000000000	32M	0	1	1	1	1	1	0	0	0	1	0	1	0	Nonsecure	0x0000000002000000	32M	0	1	1	1	0	1	1	1	0	0	0	0	1	Secure	0x0000000004000000	256M	0	0	1	0	0	1	0	0	0	0	0	0	0	Secure	0x0000000014000000	128M	0	1	0	1	1	1	0	1	1	0	0	0	0	Nonsecure	0x000000001c000000	64M	0	0	0	1	1	0	0	1	0	0	1	0	1	Secure	aclk	503	4559	12293	0	0	0	PRODUCTION 2.12 2023-09-01
xcvm1802	vfvc1760	3HP	axi_epu_char_2	55	22	512	950	370	871	755	251	5	5	Block	Block	Nonsecure	OKAY	0	0x1D0	0x3FF	READ_WRITE	0x160	0x3FF	READ_ONLY	0x3FE	0x3FF	READ_WRITE	0x2DF	0x3FF	READ_ONLY	0x2D5	0x3FF	READ_ONLY																									0x0000000000000000	4P	0	0	1	0	1									Nonsecure	0x0010000000000000	2P	1	1	0	1	0									Secure	0x0018000000000000	8P	1	0	0	1	1									Nonsecure	0x0038000000000000	16P	0	1	0	0	0									Secure	0x0078000000000000	2P	0	1	1	1	1									Nonsecure	aclk	569	4535	11919	0	0	0	PRODUCTION 2.12 2023-09-01
xcvm1802	vsva2197	1LP	axi_epu_char_3	27	22	128	992	36	479	72	695	6	5	Block	Block	Nonsecure	DECERR	0	0x015	0x3FF	READ_ONLY	0x28A	0x3FF	READ_ONLY	0x15B	0x3FF	READ_ONLY	0x340	0x3FF	READ_ONLY	0x195	0x3FF	READ_WRITE	0x1D4	0x3FF	READ_ONLY																						0x0000000000000000	8M	0	1	0	1	1	1								Nonsecure	0x0000000000800000	64M	0	0	0	1	1	1								Secure	0x0000000004800000	32M	1	0	1	0	0	0								Nonsecure	0x0000000006800000	16M	0	1	1	0	1	0								Nonsecure	0x0000000007800000	8M	1	0	1	0	0	1								Nonsecure	aclk	397	2688	6042	0	0	0	PRODUCTION 2.12 2023-09-01
xcvm1802	vsva2197	1LP	axi_epu_char_4	32	22	128	992	36	479	72	695	20	255	Block	Block	Nonsecure	DECERR	0																																																																																																																								aclk	522	2674	6054	0	0	0	PRODUCTION 2.12 2023-09-01
xcvm1802	vsva2197	1MP	axi_epu_char_5	32	22	128	992	36	479	72	695	20	255	Allow	Allow	Secure	DECERR	1																																																																																																																								aclk	569	2896	6505	0	0	0	PRODUCTION 2.12 2023-09-01
xcvc1902	viva1596	3HP	axi_epu_char_6	32	22	128	992	36	479	72	695	20	255	Block	Block	Nonsecure	DECERR	1																																																																																																																								aclk	703	2919	6510	0	0	0	PRODUCTION 2.12 2023-09-01
xcvc1902	viva1596	2MP	axi_epu_char_7	32	22	128	992	36	479	72	695	20	255	Block	Block	Nonsecure	DECERR	0																																																																																																																								aclk	703	2715	6057	0	0	0	PRODUCTION 2.12 2023-09-01
xcvc1902	vsvd1760	1LP	axi_epu_char_8	64	32	1024	992	36	479	72	695	20	255	Block	Block	Nonsecure	DECERR	1																																																																																																																								aclk	278	37653	11291	0	0	0	PRODUCTION 2.12 2023-09-01

COPYRIGHT

Copyright 2023 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.