We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

logiI2S Audio I2S Transmitter/Receiver

  • Part Number: logiI2S
  • Vendor: Xylon d.o.o.
  • Premier Alliance Member

Product Description

The logiI2S is Xylon logicBRICKS IP core compatible with the I2S electrical serial bus interface standard used for connecting digital audio devices. This IP core enables an easy interconnection of external audio devices to the Xilinx Zynq-7000 SoC and FPGAs that can generate or transform the digital audio data. The logiI2S IP core is fully embedded into Xilinx Vivado and ISE Design Suites, and can be easily customized and tuned for optimal slice consumption and features set. This IP core allows for an easy audio integration into Xilinx FPGA based embedded systems. Xylon provides a free reference design (logiREF-ZHMI-FMC), which includes this IP core, for the Xilinx Zynq-7000 ZC702 Evaluation Board + FMC-HMI board. This design exercises audio subsystem on Xilinx ZC702 development board and demonstrates the logiI2S functionality.

Key Features and Benefits

  • Supports three justification modes: normal, left and right
  • Configurations: receiver/transmitter, clock master/slave, word select master/slave
  • Supports up to 8x I2S instances, configurable in different ways
  • Configurable TX and RX FIFO depths
  • Conformant to the ARM AMBA AXI4-Lite bus

Featured Documents

Device Implementation Matrix

Device utilization metrics for example implementations of this core. Contact provider for more information.

Family Device Speed Grade Tool Version HW Validated? Slice LUT BRAM DSP48 CMT GTx FMAX (Mhz)
Zynq-UP-MPSoC Family XCZU9EG -2 Vivado 2018.3 0 436 2 0 0 0 200
KINTEX-7 Family XC7K325T -2 Vivado 2016.3 Y 155 338 2 0 0 0 200
Zynq-7000 Family XC7Z010 -2 Vivado 2018.3 Y 0 421 2 0 0 0 200
SPARTAN3E Family XC3S1200E -4 Older Version Y 78 356 0 0 0 0 220
VIRTEX6LXT Family XC6VLX75T -1 Vivado 2013.4 Y 285 565 2 0 0 0 220

IP Quality Metrics

General Information

This Data was Current On Apr 15, 2019
Current IP Revision Number 2.3
Date Current Revision was Released Apr 11, 2019
Release Date of First Version Jan 03, 2008

Production Use by Xilinx Customers

Number of Successful Xilinx Customer Production Projects 23
Can References be Made Available? N


IP Formats Available for Purchase Bitstream, Netlist, Source Code
Source Code Format(s) VHDL
High-Level Model Included? N
Integration Testbench Provided N
Code Coverage Report Provided? N
Functional Coverage Report Provided? N
UCFs Provided? UCF
Commercial Evaluation Board Available? Y
FPGA Used on Board Zynq-7000
Software Drivers Provided? Y
Driver OS Support Linux ALSA


Code Optimized for Xilinx? Y
Standard FPGA Optimization Techniques Inference
Custom FPGA Optimization Techniques None
Synthesis Software Tools Supported/Version Xilinx XST
Static Timing Analysis Performed? Y
AXI Interfaces AXI4
IP-XACT Metadata Included? N


Is a Document Verification Plan Available? No
Test Methodology Directed Testing
Assertions Y
Coverage Metrics Collected Assertion
Timing Verification Performed? Y
Timing Verification Report Available N
Simulators Supported Mentor ModelSIM

Hardware Validation

Validated on FPGA Y
Hardware Validation Platform Used ZedBoard, ZC702
Industry Standard Compliance Testing Passed N
Are Test Results Available? N
Page Bookmarked